Cray Launches Cascade, Embraces Intel-Based Supercomputing

By Michael Feldman

November 8, 2012

AMD-loving Cray has launched the XC30 supercomputer, a product line that will be powered by Intel Xeon processors. The platform is based on the company’s “Cascade” architecture, which is designed to bring a variety of processors and coprocessors under a common infrastructure. XC will become Cray’s flagship computing platform as it phases out its XE and XK line over the next year or so.

Cascade was one of the two designs that received government funding under DARPA’s High Productivity Computing Systems (HPCS) program. The research agency also injected money into IBM’s PERCS project, which was transformed into the company’s latest Power7-based line of supercomputers. The Cascade project became the basis for the XC line. And although the feds sunk a few hundred million into Cray’s coffers over the three HPCS phases, the supercomputer maker contributed the majority of the funding for the project’s R&D.

The XC30 series represents the first fruit of that effort, and this particular model will be powered solely by Xeon CPUs — initially the “Sandy Bridge” chips, and later, the socket-compatible “Ivy Bridge” Xeons, which are expected to make their appearance in 2013. Xeon Phi coprocessors will be added as an accelerator option later on, as will NVIDIA Tesla GPUs, but these will be introduced under different XC product SKUs.

The blade on the XC30 houses four dual-socket Xeon nodes fed by a single Aries interconnect chip. A chassis can hold up to 16 of these blades, which are linked together via a backplane (no cables). A full-outfitted chassis of 128 Sandy Bridge CPUs will deliver about 22 teraflops; the future Ivy Bridge chips should kick that up to 100 teraflops or so.

Up to six chassis can be hooked together in a couple of cabinets using short passive copper cabling. To scale beyond that, you need active optical cables, which allow configurations that span multiple rooms, even extending to different floors. That will get you into hundreds of cabinets and well into the multi-petaflop realm. Once the Xeon Phi and GPU accelerator options are available, these machines should be able to reach beyond 100 petaflops.

There are no short-term plans to build an Opteron-based XC, the reason for which will become apparent in a moment. And although Cray has not hinted about more exotic processors for XC, the original idea behind Cascade was to be able to swallow just about any chip with an HPC bent. So FPGAs, Cray’s own ThreadStorm processor, or even future ARM-based chips might end up in the mix at some point.
The one constant in the XC platform will be Aries, Cray’s third-generation supercomputing interconnect fabric, which will tie together all the processors and accelerators. Aries follows SeaStar and Gemini, which glued together the processors in the XT and XE/XK lines, respectively. As you might suspect, the new interconnect is higher performing that its predecessors, offering improvements in global communications and synchronization. Aries is capable of 8 to 10 GB/sec of real I/O in and out of each node. Global bandwidth has been increased 20-fold, delivering up to 120 million gets and puts per second.

Aries ASIC  

Aries will use PCIe Gen3 as the processor interface, which for all practical purposes excludes Opterons — even the new Opteron 6300 CPUs unveiled last week are using PCIe Gen2. Presumably the future Opteron 6400 series, or whatever they’re called, will incorporate Gen3, and Cray will then have the option to design an AMD blade for XC. In any case, according to Cray VP Barry Bolding, they don’t need an Opteron solution for the XC right away, inasmuch as the current XE/XK will be offered for another year.

Aries is unique in another way; it represents the company’s last in-house-designed interconnect. The technology was sold to Intel back in April, but Cray still has rights to produce as many Aries NICs as it wants. They currently employ TSMC to manufacture the 40nm Aries chip, and will likely do so for the lifetime of the XC line.

Besides the interconnect upgrade, the new platform also incorporates a new network topology. Unlike the older XT/XE/XK lines, which relied on a 3D torus, XC uses a Dragonfly topology, which is a kind of flattened Butterfly. Dragonfly offers the all-to-all bandwidth of a fat tree topology, but does so with the network infrastructure and cost of a 3D torus.

Bolding says that unlike a torus network, which adds extra hops as it scales out, the Dragonfly design maxes out at five hops, regardless of system size. That improves latency substantially on these larger systems, while also making it easier to distribute jobs across the nodes without being concerned about lost performance.

The software stack remains fundamentally the same as the XE/XK line, with Cray’s Linux Environment (CLE) at the center, along with an array of compilers, debuggers, performance tools and job schedulers. The Intel compiler has been added for obvious reasons, as well as SLURM, an increasingly popular job scheduler. Cray has also provided a compiler and runtime for Chapel, a programming language that was developed as part of the HPCS work to improve developer productivity for parallel programming. Chapel is open source, but the version you get with the XC30 is targeted to that platform and carries support with it.

The XC30 is shipping now to some early customers, but will be generally available in January. Bolding says they already have a healthy pipeline of customers for the XC30 (and future XC offerings), including NERSC in the US, HLRS in Germany, CSCS in Switzerland, Pawsey in Australia, Kyoto University in Japan, and CSC in Finland. “It’s great to have such broad acceptance of the product line,” says Bolding, who expects it to be the company’s most successful supercomputer ever.

Pricing is not available, but if you have to ask, you probably can’t afford it. Most, if not all of these systems, will end up at government labs and large research institutions with deep pockets. A smaller variant is in the works, which is aimed at commercial customers. That version is slated to become available around the middle of next year.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Samsung and a number of other corporations to its IBM Q Net Read more…

By Tiffany Trader

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

By HPCwire Staff

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as several tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in Read more…

By Tiffany Trader

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Read more…

By Tiffany Trader

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as several tech giants jockey to establish a pole position in the race toward commercializ Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This