Cray Launches Cascade, Embraces Intel-Based Supercomputing

By Michael Feldman

November 8, 2012

AMD-loving Cray has launched the XC30 supercomputer, a product line that will be powered by Intel Xeon processors. The platform is based on the company’s “Cascade” architecture, which is designed to bring a variety of processors and coprocessors under a common infrastructure. XC will become Cray’s flagship computing platform as it phases out its XE and XK line over the next year or so.

Cascade was one of the two designs that received government funding under DARPA’s High Productivity Computing Systems (HPCS) program. The research agency also injected money into IBM’s PERCS project, which was transformed into the company’s latest Power7-based line of supercomputers. The Cascade project became the basis for the XC line. And although the feds sunk a few hundred million into Cray’s coffers over the three HPCS phases, the supercomputer maker contributed the majority of the funding for the project’s R&D.

The XC30 series represents the first fruit of that effort, and this particular model will be powered solely by Xeon CPUs — initially the “Sandy Bridge” chips, and later, the socket-compatible “Ivy Bridge” Xeons, which are expected to make their appearance in 2013. Xeon Phi coprocessors will be added as an accelerator option later on, as will NVIDIA Tesla GPUs, but these will be introduced under different XC product SKUs.

The blade on the XC30 houses four dual-socket Xeon nodes fed by a single Aries interconnect chip. A chassis can hold up to 16 of these blades, which are linked together via a backplane (no cables). A full-outfitted chassis of 128 Sandy Bridge CPUs will deliver about 22 teraflops; the future Ivy Bridge chips should kick that up to 100 teraflops or so.

Up to six chassis can be hooked together in a couple of cabinets using short passive copper cabling. To scale beyond that, you need active optical cables, which allow configurations that span multiple rooms, even extending to different floors. That will get you into hundreds of cabinets and well into the multi-petaflop realm. Once the Xeon Phi and GPU accelerator options are available, these machines should be able to reach beyond 100 petaflops.

There are no short-term plans to build an Opteron-based XC, the reason for which will become apparent in a moment. And although Cray has not hinted about more exotic processors for XC, the original idea behind Cascade was to be able to swallow just about any chip with an HPC bent. So FPGAs, Cray’s own ThreadStorm processor, or even future ARM-based chips might end up in the mix at some point.
The one constant in the XC platform will be Aries, Cray’s third-generation supercomputing interconnect fabric, which will tie together all the processors and accelerators. Aries follows SeaStar and Gemini, which glued together the processors in the XT and XE/XK lines, respectively. As you might suspect, the new interconnect is higher performing that its predecessors, offering improvements in global communications and synchronization. Aries is capable of 8 to 10 GB/sec of real I/O in and out of each node. Global bandwidth has been increased 20-fold, delivering up to 120 million gets and puts per second.

Aries ASIC  

Aries will use PCIe Gen3 as the processor interface, which for all practical purposes excludes Opterons — even the new Opteron 6300 CPUs unveiled last week are using PCIe Gen2. Presumably the future Opteron 6400 series, or whatever they’re called, will incorporate Gen3, and Cray will then have the option to design an AMD blade for XC. In any case, according to Cray VP Barry Bolding, they don’t need an Opteron solution for the XC right away, inasmuch as the current XE/XK will be offered for another year.

Aries is unique in another way; it represents the company’s last in-house-designed interconnect. The technology was sold to Intel back in April, but Cray still has rights to produce as many Aries NICs as it wants. They currently employ TSMC to manufacture the 40nm Aries chip, and will likely do so for the lifetime of the XC line.

Besides the interconnect upgrade, the new platform also incorporates a new network topology. Unlike the older XT/XE/XK lines, which relied on a 3D torus, XC uses a Dragonfly topology, which is a kind of flattened Butterfly. Dragonfly offers the all-to-all bandwidth of a fat tree topology, but does so with the network infrastructure and cost of a 3D torus.

Bolding says that unlike a torus network, which adds extra hops as it scales out, the Dragonfly design maxes out at five hops, regardless of system size. That improves latency substantially on these larger systems, while also making it easier to distribute jobs across the nodes without being concerned about lost performance.

The software stack remains fundamentally the same as the XE/XK line, with Cray’s Linux Environment (CLE) at the center, along with an array of compilers, debuggers, performance tools and job schedulers. The Intel compiler has been added for obvious reasons, as well as SLURM, an increasingly popular job scheduler. Cray has also provided a compiler and runtime for Chapel, a programming language that was developed as part of the HPCS work to improve developer productivity for parallel programming. Chapel is open source, but the version you get with the XC30 is targeted to that platform and carries support with it.

The XC30 is shipping now to some early customers, but will be generally available in January. Bolding says they already have a healthy pipeline of customers for the XC30 (and future XC offerings), including NERSC in the US, HLRS in Germany, CSCS in Switzerland, Pawsey in Australia, Kyoto University in Japan, and CSC in Finland. “It’s great to have such broad acceptance of the product line,” says Bolding, who expects it to be the company’s most successful supercomputer ever.

Pricing is not available, but if you have to ask, you probably can’t afford it. Most, if not all of these systems, will end up at government labs and large research institutions with deep pockets. A smaller variant is in the works, which is aimed at commercial customers. That version is slated to become available around the middle of next year.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National L Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blue Ribbon and Harley Davidson motorcycles the agenda addresse Read more…

By Merle Giles

NSF Awards $10M to Extend Chameleon Cloud Testbed Project

September 19, 2017

The National Science Foundation has awarded a second phase, $10 million grant to the Chameleon cloud computing testbed project led by University of Chicago with partners at the Texas Advanced Computing Center (TACC), Ren Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

NERSC Simulations Shed Light on Fusion Reaction Turbulence

September 19, 2017

Understanding fusion reactions in detail – particularly plasma turbulence – is critical to the effort to bring fusion power to reality. Recent work including roughly 70 million hours of compute time at the National E Read more…

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is s Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakt Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

Cubes, Culture, and a New Challenge: Trish Damkroger Talks about Life at Intel—and Why HPC Matters More Than Ever

September 13, 2017

Trish Damkroger wasn’t looking to change jobs when she attended SC15 in Austin, Texas. Capping a 15-year career within Department of Energy (DOE) laboratories, she was acting Associate Director for Computation at Lawrence Livermore National Laboratory (LLNL). Her mission was to equip the lab’s scientists and research partners with resources that would advance their cutting-edge work... Read more…

By Jan Rowell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

MIT-IBM Watson AI Lab Targets Algorithms, AI Physics

September 7, 2017

Investment continues to flow into artificial intelligence research, especially in key areas such as AI algorithms that promise to move the technology from speci Read more…

By George Leopold

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Leading Solution Providers

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

  • arrow
  • Click Here for More Headlines
  • arrow
Share This