Intel Brings Manycore x86 to Market with Knights Corner

By Michael Feldman

November 12, 2012

Intel Corp. officially made its entry into the manycore realm today as it debuted “Knights Corner,” the company’s first Xeon Phi coprocessor. The new products clock in at just over a teraflop, double precision, setting the stage for an HPC accelerator battle that will pit Intel against GPU makers NVIDIA and AMD. Both of those companies also released their latest HPC accelerators into the wild earlier today at the annual Supercomputing Conference in Salt Lake City.

The 22nm Knights Corner chips will initially be going into two Xeon Phi products: the 3120A and 5110P, both of which are PCIe cards outfitted with a single coprocessor and several gigabytes of GDDR5 memory. A pre-production part, the SE10P, is also in circulation, but will not be generally available.

FLOPS-wise, the two cards are rather similar. The 3120A delivers 1.003 double precision teraflops with 60 cores (1.053 GHZ), while the 5110P offers a skosh more, at 1.011 teraflops, but does so with just 57 cores that are clocked somewhat higher (1.1 GHz). The big difference is memory. The 5110P houses 8 GB and delivers 320 GB/sec of peak bandwidth; the 3120A, comes with 6 GB and 240 GB/sec of bandwidth.

The memory gap between the two cards defines their different application targets. The 3120A is aimed at compute-bound workloads, where the data can be keep locally on the card or, better yet, in on-chip cache. That makes it the device of choice for many applications in financial services, life sciences, and codes that rely a lot on linear algebra calculations.

For applications that lean more toward the data-intensive side of the spectrum, or that rely on streaming data, Intel will point you to the 5110P. There, the higher memory capacity and bandwidth will be better for apps like digital content creation, seismic modeling, and ray tracing.

There’s a significant difference in power consumption too. The 5110P draws 225 watts at peak load, while the 3120A is rated at 300 watts, which is going to limit its deployment in densely configured servers. Nevertheless, Intel says this latter card is the go-to product for situations where you want to maximize FLOPS per dollar. Intel’s recommended price is below $2,000 for this part, while the higher memory 5110P is being targeted at $2,649.

The two product also differ in cooling regimes. The P in the 5110P means it’s a passively cooled card, which is more convenient for servers, especially denser set-ups that are all the rage these days in HPC. The 3120A is actively cooled, so it would be more applicable to less densely configured servers and workstations. Intel also intends to offer a passively cooled 3100 part at some point.

The 5110P is shipping today, with general availability on January 28. The 3120A is scheduled for availability sometime in the first half of 2013.

The aforementioned SE10P has also been shipping for a while to satisfy early customers, namely TACC (The Texas Advanced Computing Center), for its 10-petaflop Stampede supercomputer. Stampede is already up and running, but apparently not at full capacity. The Linpack submission for the TOP500 had it at 4 peak petaflops (2.6 petaflops Linpack), which is less than half it’s final  FLOPS level.

According to Intel, the SE10P has essentially the same feature set as the 5110P, but it runs at 300 watts and with about 10 percent better peak memory bandwidth. As mentioned before, this part is not slated for general production, so it’s possible that the remainder of Stampede will be built out with the 5110P, or perhaps some other yet to be announced Xeon Phi.

Because the SE10P has been available for awhile, a lot of the benchmarks Intel is initially touting (including the ones mentioned here), are based on this card. The other two products shouldn’t be too far off though, especially the 5110P. For Linpack, Intel has clocked this pre-production part at 803 teraflops and DGEMM (double precision matrix multiply) at 883 teraflops, and SGEMM (single precision matrix multiply) at 1,860 gigaflops. STREAM Triad, which measures memory performance, checks in at 181 GB/sec with error correction (ECC) off and 175 GB/sec when it’s on. All those results are between two to three times better than that delivered by a 2-socket server equipped with Xeon E5-2670 (Sandy Bridge) CPUs.

In fact, Intel is telling customers that for parallel applications that can take advantage of the Xeon Phi’s vector capabilities, codes will generally see a 2X to 3X speedup when you drop in a Knights Corner coprocessor. For example, the chipmaker is reporting a 2.53X performance bump for a seismic imaging code, 2.52X for molecular dynamics, 2.27X for lattice QCD, 1.7X for a finite element solver, and 1.88X for ray tracing. There are a few outliers for certain single-precision financial codes: 10.75X for Black Scholes and 8.92X for Monte Carlo, thanks mainly to on-chip support for transcendental functions in the Xeon Phi platform.

Overall though, Intel is promising 2X to 3X speedups, and only for software that lends itself to parallelization and vectorization. According to Joe Curley, Intel’s director of marketing for the Data Center Group, that entails a relatively small portion of HPC applications. “But,” he says, “customers who have those applications are motivated to find ways to get performance breakthroughs.”

Intel has to thread the needle here. It can’t tout the Xeon Phi at the expense of its mainstream Xeon CPUs. The idea is to speed up applications or portions of applications that are out of reach for straight Xeons. But the chipmaker wants to sell you both products — one for maximizing single-threaded codes, the other for highly parallel, vector-intensive ones. That’s not really different from how NVIDIA has positioned its GPU accelerators relative to CPUs.

NVIDIA, though, is more aggressive about pointing to big performance increases over CPU-only platforms, more on the order of 5X to 30X and beyond. For its new K20X Tesla part announced earlier today, the GPU-maker is claiming a 7X performance advantage over to a Sandy Bridge Xeon. Although that makes it seem like the GPU competition is three times faster than Knights Corner, the NVIDIA comparison is GPU-to-CPU, while Intel prefers to match its coprocessor against two Xeons.

Nevertheless, NVIDIA’s K20 does top Knights Corner in both raw performance and performance per watt. The 235 watt K20X offers 1.31 double precision teraflops, while the 225 watt 5110P, at 1.011 teraflops, delivers 300 gigaflops less. Advantage NVIDIA.

It appears to be even more skewed for single precision FLOPS, where the K20X offers three times its double precision performance; for the Knights Corner, single precision appears to be just twice that of its double precision results.

On the other hand, the 5110P is top in memory capacity and bandwidth. At 8 GB and 320 GB/sec, respectively, this Knights Corner part outruns the K20X’s 6 GB and 250 GB/sec by a wide margin. For codes that are more data-bound than compute-bound, that could be a decided advantage.

But Intel believes its biggest hammer against GPUs is its programming environment. It allows developers to use the same Intel parallel compilers, libraries and tools they are using for their Xeon codes. Third-party development tools from CAPS enterprise, PGI, Rogue Wave, Allinea, NAG, and others also now include Xeon Phi support.

Intel also likes to point out that GPUs are best at speeding up data parallel apps, and a number of HPC applications do not map very well to that model. “An awful lot of scientific programs really don’t tolerate some of the limitations of explicit data parallelism,” Curley told HPCwire. “Codes can branch; codes can have a great deal of recursion in them; codes can be self-modifying; codes can use sparse irregular data sets. All of which can become vexing for explicitly data parallel architectures, and all of which run on the Intel Xeon Phi.”

That’s not to say it will be a snap to create high-performing Xeon Phi codes. You may be able get applications up and running in a matter of days via some simple code tweaks and a recompilation, but Xeon Phi represents a true throughput accelerator design, and trying to treat it as a manycore CPU, as Intel has sometimes implied, will probably not lead to accelerated applications.

The proof will be in the application pudding. At this point, NVIDIA and the CUDA faithful have a six-year head start in porting codes to HPC accelerators. Intel, though, is a force to be reckoned with, so if the chipmaker can garner enough enthusiasm on the software side, it could make up for lost time rather quickly.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understanding on January 10. The MOU represents the continuation of a 1 Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Tennessee), Satoshi Matsuoka (Tokyo Institute of Technology), Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown and Spectre security updates on the performance of popular H Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension around the potential changes that could affect or disrupt Lustre Read more…

By Carlos Aoki Thomaz

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understandi Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension aroun Read more…

By Carlos Aoki Thomaz

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This