NVIDIA Unveils 1.3 Teraflop GPU for Supercomputing

By Michael Feldman

November 12, 2012

The battle of teraflop accelerators began today as NVIDIA launched a new family of supercomputing GPUs based on the Kepler architecture. The Tesla K20 and the K20X represent the company’s latest and greatest and are intended to keep NVIDIA’s successful HPC accelerator franchise out in front of the competition. The chipmaker announced the new hardware as the 2012 Supercomputing Conference, in Salt Lake City, got underway.

NVIDIA has been the dominant provider of HPC accelerators for the world’s supercomputers. But with the imminent release of Intel’s Xeon Phi, NVIDIA will have its first serious competitor since it started shipping Tesla products in 2006. AMD is also announcing it’s new teraflop-plus FirePro offering for servers today. For now though, the new K20 and K20X look like unbeatable, at least from a pure FLOPS per chip perspective.

The top-of-the-line K20X offers 1.31 peak teraflops of double precision floating point performance and 3.95 teraflops single precision. That is twice the double precision performance and three times the single precision performance of the fastest Fermi-generation Tesla, the M2090. The chip itself encapsulates 2,688 cores and runs and runs at 732 MHz. Maximum power draw is 235 watts, which is about 10 watts above a standard Fermi part. Memory bandwidth on the K20X has been kicked up by about 40 percent compared to the M2090 — from 177 to 250 GB/second, although memory capacity remains steady at 6 GB.

It is the K20X that powers the new 27-petaflop (peak) Titan machine at Oak Ridge National Laboratory. And thanks to much improved Linpack yield on the new GPUs, Titan has also become the number one system on the TOP500, with a mark of 17.6 petaflops, which knocks Lawrence Livermore Lab’s 16.3-petaflop Sequoia into second place.

While the K20X is the go-to chip for top performance, the base model Tesla K20 is only slightly less powerful at 1.17 teraflops double precision and 3.52 teraflop single precision. The lesser performance is due to a smaller core count (2,496) and slightly slower GPU clock (706 MHz). The power draw is correspondingly lower, as well, at 225 watts. Memory capacity has been shaved to 5 GB, along with a somewhat reduced bandwidth — 208 GB/second. The K20 is not aimed at any particular demographic; it’s just a less performant K20X for situations where max compute and memory performance are not needed.

Note that single precision FP performance with both K20s is three times that of its double precision values, rather than two times as it was on the Fermi devices. This was an explicit design choice by NVIDIA. The rationale is that using single precision for much of the computation and double precision, only when that extra level of accuracy is required, will boost application performance, as well as energy efficiency, on codes that can take advantage of mixed precision computing.

Although the increase in raw memory performance is modest relative to the compute performance, memory bandwidth with error correction (ECC) turned on has been improved. Usually ECC incurs a significant overhead, but the NVIDIA engineers have managed to reduced it substantially. According to Sumit Gupta, NVIDIA’s GM of the Tesla business, typical applications will now see just a 6 to 8 percent penalty with ECC enabled, which is about half of what it was on the Fermi-generation devices.

Gupta says it’s not just raw speed that has been kicked up. Thanks to a variety of microarchitectural optimizations, execution performance of real software will be much improved as well. For example, the K20X can deliver 1.22 teraflops on DGEMM, a double precision matrix multiplication routine used across a number of science applications. That’s three times faster than the previous generation Fermi chip — remember for peak double precision, the K20X was only twice that of its predecessor.

Likewise, Linpack efficiency has been improved, from 61 percent of peak in Fermi, to 76 percent in the K20X. A single dual-K20X server with a couple of host Xeons for company deliver 2.25 Linpack teraflops. In the past, GPUs-accelerated machines have suffered from poor Linpack yield — more in the range of 50 to 60 percent..

“If Fermi was a big leap forward, Kepler is going to be twice as big in terms of revolutionizing high performance computing,” Gupta told HPCwire.

More to the point is real-world application performance, which Gupta says is going to get a big boost for users who upgrade to the new Kepler hardware. Compared against a standard dual-socket Xeon server, the same box equipped with a couple of matching K20X devices will enjoy a significant speed-ups on a variety of science apps, including MATLAB FFT and Chroma (18 times faster), geodynamics code SPECFEM3D (10 time faster) and molecular dynamics code AMBER (8 times faster).

Best all of is WL-LSMS, a material science code that gets more than a 32X boost with K20X acceleration. WL-LSMS captured the Gordon Bell prize a year ago at SC11, running at 3 petaflops on the Fujitsu’s K computer. Reworked for GPUs on the new Titan machine at ORNL, the same code hits 10-plus petaflops.

On the performance per watt front, the new Kepler hardware looks to be just as impressive. In fact, since the new chips now yield two or three times the performance in the same power envelope as the previous generation GPUs, the systems that house them will likely gravitate to the top of the Green500 list. After some preliminary tests, a small K20X-equipped supercomputer was able to deliver 2,142 megaflops per watt on a Linpack run. That would beat out the Green500’s top-ranked IBM Blue Gene/Q machine, which delivers just north of 2100 megaflops/watt.

The K20s are shipping now and sales are apparently off to a fast start. In the last 30 days, NVIDIA says its has shipped 30 petaflops worth of the K20 gear (24 petaflops of which are installed in Titan). That’s more than the aggregate capacity of the entire TOP500 list a year ago.

With Intel’s Knights Corner products and AMD’s FirePro S10000 cards also being launched today, the new K20 offerings will have some company in the teraflop-plus HPC accelerator category. To get an idea those products that stack up against NVIDIA’s finest, check out the accompanying stories today in HPCwire.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

2017 Gordon Bell Prize Finalists Named

October 23, 2017

The three finalists for this year’s Gordon Bell Prize in High Performance Computing have been announced. They include two papers on projects run on China’s Sunway TaihuLight system and a third paper on 3D image recon Read more…

By John Russell

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This