NVIDIA Unveils 1.3 Teraflop GPU for Supercomputing

By Michael Feldman

November 12, 2012

The battle of teraflop accelerators began today as NVIDIA launched a new family of supercomputing GPUs based on the Kepler architecture. The Tesla K20 and the K20X represent the company’s latest and greatest and are intended to keep NVIDIA’s successful HPC accelerator franchise out in front of the competition. The chipmaker announced the new hardware as the 2012 Supercomputing Conference, in Salt Lake City, got underway.

NVIDIA has been the dominant provider of HPC accelerators for the world’s supercomputers. But with the imminent release of Intel’s Xeon Phi, NVIDIA will have its first serious competitor since it started shipping Tesla products in 2006. AMD is also announcing it’s new teraflop-plus FirePro offering for servers today. For now though, the new K20 and K20X look like unbeatable, at least from a pure FLOPS per chip perspective.

The top-of-the-line K20X offers 1.31 peak teraflops of double precision floating point performance and 3.95 teraflops single precision. That is twice the double precision performance and three times the single precision performance of the fastest Fermi-generation Tesla, the M2090. The chip itself encapsulates 2,688 cores and runs and runs at 732 MHz. Maximum power draw is 235 watts, which is about 10 watts above a standard Fermi part. Memory bandwidth on the K20X has been kicked up by about 40 percent compared to the M2090 — from 177 to 250 GB/second, although memory capacity remains steady at 6 GB.

It is the K20X that powers the new 27-petaflop (peak) Titan machine at Oak Ridge National Laboratory. And thanks to much improved Linpack yield on the new GPUs, Titan has also become the number one system on the TOP500, with a mark of 17.6 petaflops, which knocks Lawrence Livermore Lab’s 16.3-petaflop Sequoia into second place.

While the K20X is the go-to chip for top performance, the base model Tesla K20 is only slightly less powerful at 1.17 teraflops double precision and 3.52 teraflop single precision. The lesser performance is due to a smaller core count (2,496) and slightly slower GPU clock (706 MHz). The power draw is correspondingly lower, as well, at 225 watts. Memory capacity has been shaved to 5 GB, along with a somewhat reduced bandwidth — 208 GB/second. The K20 is not aimed at any particular demographic; it’s just a less performant K20X for situations where max compute and memory performance are not needed.

Note that single precision FP performance with both K20s is three times that of its double precision values, rather than two times as it was on the Fermi devices. This was an explicit design choice by NVIDIA. The rationale is that using single precision for much of the computation and double precision, only when that extra level of accuracy is required, will boost application performance, as well as energy efficiency, on codes that can take advantage of mixed precision computing.

Although the increase in raw memory performance is modest relative to the compute performance, memory bandwidth with error correction (ECC) turned on has been improved. Usually ECC incurs a significant overhead, but the NVIDIA engineers have managed to reduced it substantially. According to Sumit Gupta, NVIDIA’s GM of the Tesla business, typical applications will now see just a 6 to 8 percent penalty with ECC enabled, which is about half of what it was on the Fermi-generation devices.

Gupta says it’s not just raw speed that has been kicked up. Thanks to a variety of microarchitectural optimizations, execution performance of real software will be much improved as well. For example, the K20X can deliver 1.22 teraflops on DGEMM, a double precision matrix multiplication routine used across a number of science applications. That’s three times faster than the previous generation Fermi chip — remember for peak double precision, the K20X was only twice that of its predecessor.

Likewise, Linpack efficiency has been improved, from 61 percent of peak in Fermi, to 76 percent in the K20X. A single dual-K20X server with a couple of host Xeons for company deliver 2.25 Linpack teraflops. In the past, GPUs-accelerated machines have suffered from poor Linpack yield — more in the range of 50 to 60 percent..

“If Fermi was a big leap forward, Kepler is going to be twice as big in terms of revolutionizing high performance computing,” Gupta told HPCwire.

More to the point is real-world application performance, which Gupta says is going to get a big boost for users who upgrade to the new Kepler hardware. Compared against a standard dual-socket Xeon server, the same box equipped with a couple of matching K20X devices will enjoy a significant speed-ups on a variety of science apps, including MATLAB FFT and Chroma (18 times faster), geodynamics code SPECFEM3D (10 time faster) and molecular dynamics code AMBER (8 times faster).

Best all of is WL-LSMS, a material science code that gets more than a 32X boost with K20X acceleration. WL-LSMS captured the Gordon Bell prize a year ago at SC11, running at 3 petaflops on the Fujitsu’s K computer. Reworked for GPUs on the new Titan machine at ORNL, the same code hits 10-plus petaflops.

On the performance per watt front, the new Kepler hardware looks to be just as impressive. In fact, since the new chips now yield two or three times the performance in the same power envelope as the previous generation GPUs, the systems that house them will likely gravitate to the top of the Green500 list. After some preliminary tests, a small K20X-equipped supercomputer was able to deliver 2,142 megaflops per watt on a Linpack run. That would beat out the Green500’s top-ranked IBM Blue Gene/Q machine, which delivers just north of 2100 megaflops/watt.

The K20s are shipping now and sales are apparently off to a fast start. In the last 30 days, NVIDIA says its has shipped 30 petaflops worth of the K20 gear (24 petaflops of which are installed in Titan). That’s more than the aggregate capacity of the entire TOP500 list a year ago.

With Intel’s Knights Corner products and AMD’s FirePro S10000 cards also being launched today, the new K20 offerings will have some company in the teraflop-plus HPC accelerator category. To get an idea those products that stack up against NVIDIA’s finest, check out the accompanying stories today in HPCwire.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AWS Embraces FPGAs, ‘Elastic’ GPUs

December 2, 2016

A new instance type rolled out this week by Amazon Web Services is based on customizable field programmable gate arrays that promise to strike a balance between performance and cost as emerging workloads create requirements often unmet by general-purpose processors. Read more…

By George Leopold

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Weekly Twitter Roundup (Dec. 1, 2016)

December 1, 2016

Here at HPCwire, we aim to keep the HPC community apprised of the most relevant and interesting news items that get tweeted throughout the week. Read more…

By Thomas Ayres

HPC Career Notes (Dec. 2016)

December 1, 2016

In this monthly feature, we’ll keep you up-to-date on the latest career developments for individuals in the high performance computing community. Read more…

By Thomas Ayres

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

IBM and NSF Computing Pioneer Erich Bloch Dies at 91

November 30, 2016

Erich Bloch, a computational pioneer whose competitive zeal and commercial bent helped transform the National Science Foundation while he was its director, died last Friday at age 91. Bloch was a productive force to be reckoned. During his long stint at IBM prior to joining NSF Bloch spearheaded development of the “Stretch” supercomputer and IBM’s phenomenally successful System/360. Read more…

By John Russell

Pioneering Programmers Awarded Presidential Medal of Freedom

November 30, 2016

In an awards ceremony on November 22, President Barack Obama recognized 21 recipients with the Presidential Medal of Freedom, the Nation’s highest civilian honor. Read more…

By Tiffany Trader

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

HPE-SGI to Tackle Exascale and Enterprise Targets

November 22, 2016

At first blush, and maybe second blush too, Hewlett Packard Enterprise’s (HPE) purchase of SGI seems like an unambiguous win-win. SGI’s advanced shared memory technology, its popular UV product line (Hanna), deep vertical market expertise, and services-led go-to-market capability all give HPE a leg up in its drive to remake itself. Bear in mind HPE came into existence just a year ago with the split of Hewlett-Packard. The computer landscape, including HPC, is shifting with still unclear consequences. One wonders who’s next on the deal block following Dell’s recent merger with EMC. Read more…

By John Russell

Intel Details AI Hardware Strategy for Post-GPU Age

November 21, 2016

Last week at SC16, Intel revealed its product roadmap for embedding its processors with key capabilities and attributes needed to take artificial intelligence (AI) to the next level. Read more…

By Alex Woodie

SC Says Farewell to Salt Lake City, See You in Denver

November 18, 2016

After an intense four-day flurry of activity (and a cold snap that brought some actual snow flurries), the SC16 show floor closed yesterday (Thursday) and the always-extensive technical program wound down today. Read more…

By Tiffany Trader

D-Wave SC16 Update: What’s Bo Ewald Saying These Days

November 18, 2016

Tucked in a back section of the SC16 exhibit hall, quantum computing pioneer D-Wave has been talking up its new 2000-qubit processor announced in September. Forget for a moment the criticism sometimes aimed at D-Wave. This small Canadian company has sold several machines including, for example, ones to Lockheed and NASA, and has worked with Google on mapping machine learning problems to quantum computing. In July Los Alamos National Laboratory took possession of a 1000-quibit D-Wave 2X system that LANL ordered a year ago around the time of SC15. Read more…

By John Russell

Why 2016 Is the Most Important Year in HPC in Over Two Decades

August 23, 2016

In 1994, two NASA employees connected 16 commodity workstations together using a standard Ethernet LAN and installed open-source message passing software that allowed their number-crunching scientific application to run on the whole “cluster” of machines as if it were a single entity. Read more…

By Vincent Natoli, Stone Ridge Technology

IBM Advances Against x86 with Power9

August 30, 2016

After offering OpenPower Summit attendees a limited preview in April, IBM is unveiling further details of its next-gen CPU, Power9, which the tech mainstay is counting on to regain market share ceded to rival Intel. Read more…

By Tiffany Trader

AWS Beats Azure to K80 General Availability

September 30, 2016

Amazon Web Services has seeded its cloud with Nvidia Tesla K80 GPUs to meet the growing demand for accelerated computing across an increasingly-diverse range of workloads. The P2 instance family is a welcome addition for compute- and data-focused users who were growing frustrated with the performance limitations of Amazon's G2 instances, which are backed by three-year-old Nvidia GRID K520 graphics cards. Read more…

By Tiffany Trader

Think Fast – Is Neuromorphic Computing Set to Leap Forward?

August 15, 2016

Steadily advancing neuromorphic computing technology has created high expectations for this fundamentally different approach to computing. Read more…

By John Russell

The Exascale Computing Project Awards $39.8M to 22 Projects

September 7, 2016

The Department of Energy’s Exascale Computing Project (ECP) hit an important milestone today with the announcement of its first round of funding, moving the nation closer to its goal of reaching capable exascale computing by 2023. Read more…

By Tiffany Trader

HPE Gobbles SGI for Larger Slice of $11B HPC Pie

August 11, 2016

Hewlett Packard Enterprise (HPE) announced today that it will acquire rival HPC server maker SGI for $7.75 per share, or about $275 million, inclusive of cash and debt. The deal ends the seven-year reprieve that kept the SGI banner flying after Rackable Systems purchased the bankrupt Silicon Graphics Inc. for $25 million in 2009 and assumed the SGI brand. Bringing SGI into its fold bolsters HPE's high-performance computing and data analytics capabilities and expands its position... Read more…

By Tiffany Trader

ARM Unveils Scalable Vector Extension for HPC at Hot Chips

August 22, 2016

ARM and Fujitsu today announced a scalable vector extension (SVE) to the ARMv8-A architecture intended to enhance ARM capabilities in HPC workloads. Fujitsu is the lead silicon partner in the effort (so far) and will use ARM with SVE technology in its post K computer, Japan’s next flagship supercomputer planned for the 2020 timeframe. This is an important incremental step for ARM, which seeks to push more aggressively into mainstream and HPC server markets. Read more…

By John Russell

IBM Debuts Power8 Chip with NVLink and Three New Systems

September 8, 2016

Not long after revealing more details about its next-gen Power9 chip due in 2017, IBM today rolled out three new Power8-based Linux servers and a new version of its Power8 chip featuring Nvidia’s NVLink interconnect. Read more…

By John Russell

Leading Solution Providers

Vectors: How the Old Became New Again in Supercomputing

September 26, 2016

Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. But like the mythical phoenix bird, vector instructions have arisen from the ashes. Here is the history of a technology that went from new to old then back to new. Read more…

By Lynd Stringer

US, China Vie for Supercomputing Supremacy

November 14, 2016

The 48th edition of the TOP500 list is fresh off the presses and while there is no new number one system, as previously teased by China, there are a number of notable entrants from the US and around the world and significant trends to report on. Read more…

By Tiffany Trader

Intel Launches Silicon Photonics Chip, Previews Next-Gen Phi for AI

August 18, 2016

At the Intel Developer Forum, held in San Francisco this week, Intel Senior Vice President and General Manager Diane Bryant announced the launch of Intel's Silicon Photonics product line and teased a brand-new Phi product, codenamed "Knights Mill," aimed at machine learning workloads. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Beyond von Neumann, Neuromorphic Computing Steadily Advances

March 21, 2016

Neuromorphic computing – brain inspired computing – has long been a tantalizing goal. The human brain does with around 20 watts what supercomputers do with megawatts. And power consumption isn’t the only difference. Fundamentally, brains ‘think differently’ than the von Neumann architecture-based computers. While neuromorphic computing progress has been intriguing, it has still not proven very practical. Read more…

By John Russell

Dell EMC Engineers Strategy to Democratize HPC

September 29, 2016

The freshly minted Dell EMC division of Dell Technologies is on a mission to take HPC mainstream with a strategy that hinges on engineered solutions, beginning with a focus on three industry verticals: manufacturing, research and life sciences. "Unlike traditional HPC where everybody bought parts, assembled parts and ran the workloads and did iterative engineering, we want folks to focus on time to innovation and let us worry about the infrastructure," said Jim Ganthier, senior vice president, validated solutions organization at Dell EMC Converged Platforms Solution Division. Read more…

By Tiffany Trader

Container App ‘Singularity’ Eases Scientific Computing

October 20, 2016

HPC container platform Singularity is just six months out from its 1.0 release but already is making inroads across the HPC research landscape. It's in use at Lawrence Berkeley National Laboratory (LBNL), where Singularity founder Gregory Kurtzer has worked in the High Performance Computing Services (HPCS) group for 16 years. Read more…

By Tiffany Trader

Micron, Intel Prepare to Launch 3D XPoint Memory

August 16, 2016

Micron Technology used last week’s Flash Memory Summit to roll out its new line of 3D XPoint memory technology jointly developed with Intel while demonstrating the technology in solid-state drives. Micron claimed its Quantx line delivers PCI Express (PCIe) SSD performance with read latencies at less than 10 microseconds and writes at less than 20 microseconds. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Share This