E4 Computer Engineering Unveils New ARM-GPU Clusters

By Nicole Hemsoth

November 13, 2012

This week at SC12, Italian cluster maker E4 Computer Engineering, launched a new series heterogeneous clusters, which pair an NVIDIA’s ARM+GPU Tegra3 with a discrete Quadro GPU. We asked E4’s Simone Tinti, who leads the HPC team at E4, to describe the new systems and talk about the advantage they offer to high performance computing users.

HPCwire: What does E4 Computer Engineering do, and who are your primary customers today?

Simone Tinti: E4 Computer Engineering new web site went online just before SC12 with a renewed look and a lot of contents) designs and manufactures high  performance computing and storage systems. We have a vast portfolio of solutions ranging from technical workstation to complete datacenter. E4 is also very active in providing storage solutions.

E4 Computer Engineering is currently operating in Europe, although CARMA solutions will be available worldwide. Our primary customer base is academia and research. For the past 7 years we have been one of the major supplier of CERN. At present we have more than 11,000 cores active in the CERN  datacenter –1700 computing nodes — and more than 20 petabytes of storage.

Other relevant customers are ETHZ, EPFL, INFN, SISSA, ICTP,  Novartis, Merck, NATO and many more.
 
CARMA solutions are the results a E4 and SECO partnership. SECO is a European  designer  and manufacturer  of  high  integrated  board computers  and  systems  for  embedded applications. Founded in 1979 in Italy, SECO attention is focused on developing   innovative products with high performances efficiency, low power    consumption and increased functionality, offering in the meantime a short time-to-market. SECO has designed and manufactured the CARMA Devkit
 
HPCwire:  In a nutshell, could you briefly describe the three ARM-based solutions you are introducing and the application domains they are targeted at?
 
Tinti: We are introducing two platforms able to host carrier boards for the Qseven modules.

The CARMA microcluster, a 5U chassis, contains up to 8 CARMA blades  — by default they have one NVIDIA Tegra 3 plus one NVIDIA Quadro 1000 — and one x86-based  management node.

The CARMA cluster is a 3U chassis, containing up to 12 CARMA2 blades. These are high density blades, each one containing two CARMA blades for a total of two ARM CPUs plus two Quadro 1000 GPUs or 12 DARMA blades with four ARM CPUs per blade. You can, of course, mix DARMA and CARMA2 blades in the same chassis.

All blades (CARMA, CARMA2 , DARMA) are compliant with the Qseven standard so  the motherboard  — or to be more accurate the carrier board — contains only I/O devices like network, HDMI, SATA and so on.

The CPU component  — actually a SoC containing CPU, RAM, Flash memory, graphics adapter — may be selected from broad range of x86 architecture http://www.seco.com/it/itemlist/qseven/. Qseven technology  provides the highest flexibility while reducing engineering costs. In fact you can swap the CPU architecture re-using  the same carrier board without any modification.  SECO is a co-founder of Qseven consortium.

HPCwire: Regarding HPC applications, what are the advantages of the CARMA solutions compared to a more traditional x86/Tesla GPU cluster?  What niche are you filling with these ARM-based solutions?

Tinti: CARMA solutions provides a low power platform, ideal for applications that relies mainly on GPU computing power. With typical GPU computing systems you need a platform in the range of 250 to 350 watt, for example, a dual-Intel Xeon E5 or dual-AMD Opteron 6200 or 6300 in order to have your GPUs up and running. This is fine as long as a relevant part of the computation relies on CPUs, otherwise this is simply a waste a of power.

Usually GPUs are claimed to have a gigaflops per watt ratio of 3 (higher that the ~2 you can achieve on a BlueGene/Q systems, this is true only if you consider the GPU devices — around 200 watts for  600 peak gigaflops. When you consider the whole platform this ratio drops down 1.2 /0.9 not far from a pure CPU systems as documented in the Green500.

With CARMA blades you need only 10 watts for the CPU, RAM, and flash drive; therefore most of the power — 45 watts — is dedicated to GPUs.

The “must” for exploiting CARMA solution is to have an application that is strongly focused on CUDA for CARMA and CARMA2 blades, or on big data/cloud for DARMA blades.

HPCwire:  What is the advantage of pairing a heterogeneous ARM plus GPU Tegra 3 with a discrete Quadro GPU?  What is the intended programming model for such an arrangement?

Tinti: With the current generation of ARM CPUs, you cannot address algorithms based on floating point arithmetic, therefore most scientific applications are excluded. NVIDIA Quadro GPU broadens the range of applications that can be addressed and gives a huge boost to performance.  CARMA is the one and the only platform available on the market that combines ARM’s low power CPUs with powerful NVIDIA GPUs.

HPCwire: Will developers with existing CUDA applications, run on an x86-Tesla set-up, be able to port their codes to the CARMA platform?

Yes, we provide a pre-configured cross compiling environment for ARM, CUDA, and MPI that makes this process very easy. Support services are also available. We are currently porting some applications, which will be disclosed soon. The systems come with the NVIDIA SDK and ORNL’s SHOC benchmark suite.

HPCwire: Are these clusters intended for production environments?

Tinti: The CARMA cluster is designed to be used in production environment, and provides a robust platform for a wide range of application: HPC, big data, and cloud.

The CARMA microcluster is designed to be a perfect development platform. It’s very quiet and can also be placed beside a desk. It could be used to create, but not for critical environments since a redundant power supply or remote management feature, like IPMI, are not available yet. Based upon the feedback we will receive at SC we will eventually release a more robust version of CARMA microcluster.

HPCwire:  Do you have customers with installed systems, or in the pipeline, for any of  the CARMA or DARMA systems?  What geographies do you intend to serve?

Tinti: More than 2000 CARMA dev kit has been sold so far to the most relevant research centers around the world. A lot of industries in different market such as animation, oil & gas, microelectronics, telecommunications, defense, and manufacturing have adopted it as a development platform. Unfortunately we cannot disclose the name, most of them are developing innovative applications and prefer to keep their privacy right now. Most of these customers are of course waiting for a platform ready for production, like the CARMA series.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Better Scientific Software: Turn Your Passion into Cash

September 13, 2019

Do you know your way around scientific software and programming? You think you can contribute to the community by making scientific software better? If so, then the Better Scientific Software (BSSW) organization wants yo Read more…

By Dan Olds

Google’s ML Compiler Initiative Advances

September 12, 2019

Machine learning models running on everything from cloud platforms to mobile phones are posing new challenges for developers faced with growing tool complexity. Google’s TensorFlow team unveiled an open-source machine Read more…

By George Leopold

HPC Perspectives with Dr. Seid Koric

September 12, 2019

Brendan McGinty, director of Industry for the National Center for Supercomputing Applications (NCSA), University of Illinois at Urbana-Champaign, kicks off the first in a series of pieces profiling leaders in high performance computing (HPC), writing for the... Read more…

By Brendan McGinty

AWS Solution Channel

A Guide to Discovering the Best AWS Instances and Configurations for Your HPC Workload

The flexibility and heterogeneity of HPC cloud services provide a welcome contrast to the constraints of on-premises HPC. Every HPC configuration is potentially accessible to any given workload in a well-resourced cloud HPC deployment, with vast scalability to spin up as much compute as that workload demands in any given moment. Read more…

HPE Extreme Performance Solutions

Intel FPGAs: More Than Just an Accelerator Card

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Building a Solid IA for Your AI

The journey to high performance precision medicine starts with designing and deploying a solid Information Architecture that addresses the spectrum of challenges from data and applications that need to be managed and orchestrated together to empower workloads from analytics to AI. Read more…

IDAS: ‘Automagic’ HPC With Training Wheels

September 12, 2019

High-performance computing (HPC) for research is notorious for having steep barriers to entry. For this reason, high-tech disciplines were early adopters, have used the most cycles and typically drove hardware and softwa Read more…

By Elizabeth Leake

IDAS: ‘Automagic’ HPC With Training Wheels

September 12, 2019

High-performance computing (HPC) for research is notorious for having steep barriers to entry. For this reason, high-tech disciplines were early adopters, have Read more…

By Elizabeth Leake

Univa Brings Cloud Automation to Slurm Users with Navops Launch 2.0

September 11, 2019

Univa, the company behind Grid Engine, announced today its HPC cloud-automation platform NavOps Launch will support the popular open-source workload scheduler Slurm. With the release of NavOps Launch 2.0, “Slurm users will have access to the same cloud automation capabilities... Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

Eyes on the Prize: TACC’s Frontera Quickly Ramps up Science Agenda

September 9, 2019

Announced a year ago and officially launched a week ago, the Texas Advanced Computing Center’s Frontera – now the fastest academic supercomputer (~25 petefl Read more…

By John Russell

Quantum Roundup: IBM Goes to School, Delft Tackles Networking, Rigetti Updates

September 5, 2019

IBM today announced a new open source quantum ‘textbook’, a series of quantum education videos, and plans to expand its nascent quantum hackathon program. L Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Fastest Academic Supercomputer Enters Full Production at TACC, Just in Time for Hurricane Season

September 3, 2019

Frontera, the NSF supercomputer installed at the Texas Advanced Computing Center (TACC) in June, passed its formal acceptance last week and is now officially la Read more…

By Tiffany Trader

MIT Prepares for Satori…and a New 2 Petaflops Computer Too

August 27, 2019

Sometime this fall, MIT will fire up Satori – an $11.6 million compute cluster donated by IBM and coinciding with the opening of the MIT Stephen A. Schwarzma Read more…

By John Russell

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This