PLX Looks to Bring PCIe Fabric to Market

By Nicole Hemsoth

November 14, 2012

PLX Technology, a maker of PCIe switches and bridges, has been spreading the word about using PCIe  as a general-purpose HPC interconnect.  At SC12 this week, the company went a little further down that path, unveiling their upcoming Express Fabric technology. We asked Vijay Meduri, executive vice president of engineering at PLX to talk about the rationale of using PCIe as an interconnect fabric.

HPCwire: Your company has been talking about PCI Express as an external interconnect for some time. What’s the status of the technology/product set and are there any HPC deployments you can point to or are in the pipeline?

Vijay Meduri: PLX supports a wide portfolio of PCIe switches that support multiple usage models with a range of features. We are currently shipping PCIe Gen3 eight-gigatransfers-a-second  switches and customers have launched products with the latest family of devices.

PCIe Gen2, which delivers five gigatransfers a second, is a mature technology and has been used in HPC markets like GPGPU computing boxes and mainframes. Early interconnect usage focused on multi-host failover systems and extending the PCIe links over cables for I/O expansion boxes and embedded systems.

With the introduction of PCIe Gen3, the performance, cost and power advantages have become significant in comparison to earlier alternatives and new architectures are under development that will fully utilize these advantages.

Some examples of production systems that use PCIe as an interconnect are the Dell C410x HPC computing appliance and the IBM System Z mainframe.  Dell EqualLogic storage products have successfully replaced Ethernet bridges for inter-processor communication and now use native PCIe.

These systems utilize PLX software gaskets that allow their Ethernet applications to run seamlessly – an example of enterprise class robustness of a PCIe fabric.  Clustered Systems has announced prototype products with PCIe as the main interconnect.

HPCwire: What developments have made PCIe as an external interconnect viable? Why hasn’t it caught on sooner?

Meduri: PCIe has been successful in fan-out, dual- and multi-host computing, and enterprise storage applications. Now it is beginning to get traction in rack-level scale-out and other HPC applications.  here are both technical and business reasons why this migration has been slow to these new markets.

The primary technical hurdles were hardware features and software support.  Hardware features that enable rack-scale topologies and support for failover and redundancy have not been inherent yet. Key enhancements had to be made to overcome the legacy “address-domain” limitations of traditional PCI/PCI-X, while maintaining software compatibility, and staying within the PCIe base specification extensions.

The traditional usage for PCI/PCI-X has been within the box due to the electrical limitations of the bus, but these limitations no longer exist with PCIe. It has taken some time for the industry to apply and innovate around the new capabilities; the first wave of products was just legacy bus replacements.

While software gaskets to make the migration seamless for existing software applications were not available, significant progress has been made to address this area by leveraging existing open-source software stacks from Ethernet and InfiniBand.

On the business side of the spectrum, startups have tried and have been successful in implementing solutions with PCIe-based rack-level fabrics, but they have not financially survived the “system business model” of competing against the larger players. In contrast, PLX is focused on providing silicon solutions with the appropriate software and reference system support to enable the usage model. By being disciplined in how we design these enhancements, it is an incremental investment for us, which enables entry into new markets without jeopardizing the volume markets.

HPCwire: Briefly, what are the advantages of PCIe over traditional HPC fabrics like InfiniBand and Ethernet? Will it complement or, in some cases, replace those technologies?

Meduri: PCIe is a strong alternative in small- to medium-sized clusters — 20-1000 nodes, in one to eight racks — and allows for optimization of numerous bridges and switches in converged rack usage models. The usage model anticipates co-existence with large-scale fabrics like Ethernet and InfiniBand for scale-out. The PCIe convergence model and ongoing software development is being implemented to be compatible and co-exist with Ethernet and other fabrics in the data center.

With the advent of SSD-based tiered storage, micro-servers for web-centric applications, GPGPU computing and commodity cloud usage models there is an increasing need for a cost-effective, low-latency, standards-based fabric to address the right price points.  There is significant innovation in the industry to address these markets.  PLX has focused on allowing system vendors to pick from an array of CPU suppliers and I/O vendors, and connect them over the standard PCIe fabric

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Google Cloud Makes Good on Promise to Add Nvidia P100 GPUs

September 21, 2017

Google has taken down the notice on its cloud platform website that says Nvidia Tesla P100s are “coming soon.” That's because the search giant has announced the beta launch of the high-end P100 Nvidia Tesla GPUs on t Read more…

By George Leopold

Cray Wins $48M Supercomputer Contract from KISTI

September 21, 2017

It was a good day for Cray which won a $48 million contract from the Korea Institute of Science and Technology Information (KISTI) for a 128-rack CS500 cluster supercomputer. The new system, equipped with Intel Xeon Scal Read more…

By John Russell

Adolfy Hoisie to Lead Brookhaven’s Computing for National Security Effort

September 21, 2017

Brookhaven National Laboratory announced today that Adolfy Hoisie will chair its newly formed Computing for National Security department, which is part of Brookhaven’s new Computational Science Initiative (CSI). Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENATE’s ambitious mission was to be a proving ground for near- Read more…

By John Russell

Stanford University and UberCloud Achieve Breakthrough in Living Heart Simulations

September 21, 2017

Cardiac arrhythmia can be an undesirable and potentially lethal side effect of drugs. During this condition, the electrical activity of the heart turns chaotic, Read more…

By Wolfgang Gentzsch, UberCloud, and Francisco Sahli, Stanford University

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is s Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakt Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

Cubes, Culture, and a New Challenge: Trish Damkroger Talks about Life at Intel—and Why HPC Matters More Than Ever

September 13, 2017

Trish Damkroger wasn’t looking to change jobs when she attended SC15 in Austin, Texas. Capping a 15-year career within Department of Energy (DOE) laboratories, she was acting Associate Director for Computation at Lawrence Livermore National Laboratory (LLNL). Her mission was to equip the lab’s scientists and research partners with resources that would advance their cutting-edge work... Read more…

By Jan Rowell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Leading Solution Providers

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

  • arrow
  • Click Here for More Headlines
  • arrow
Share This