Texas Instruments Puts ARM-DSP Processors Into Play for HPC

By Michael Feldman

November 20, 2012

NVIDIA, Intel and AMD were not the only chip vendors unveiling new HPC accelerators last week SC12. Texas Instruments (TI) announced a set of heterogeneous processors that they believe will offer among the best performance per watt in the industry. In this case, the chipmaker glued an ARM CPU and digital signal processor (DSP) together on the same die, offering a low-power SoC with an impressive number of FLOPS.

This represents TI’s second attempt to push a wedge into the high performance computing space. The company made its initial foray into the market in October 2011 when it introduced its multicore Keystone DSPs (TMS320C66x). The primary destination of those chips was 4G cellular base stations and radio network controllers, but since floating point functionality had to be added to serve that market, TI felt the same silicon could double as HPC accelerators.

One of the problems with the standalone DSP devices being used for HPC was that the application kernels had to be offloaded from a CPU host to the DSP. That wasn’t because the DSPs couldn’t run a whole application (the DSP is closer to a manycore CPU than a GPU), but because there was no Linux OS or MPI library ports for the architecture. ARM, though, had support for both of these pieces of software, allowing developers to use a traditional driver-accelerator model.

There are actually six new SoCs being introduced by TI, two of which are ARM-only (no DSP integration) that are aimed at powering routers, switches, wireless appliances, and other networking devices. The four remaining parts are the ARM-DSP heterogenous chips. These heterogeneous chips are fully tricked-out SoCs, with an ARM Cortex A15 CPU, a Keystone DSP, a shared memory controller, an integrated fabric and an I/O interface. The fabric itself is a custom design from TI, known as TeraNet, which delivers a low latency, multi-terabit/second fabric that connects the ARM CPU, DSP and memory controller.

Of the four heterogeneous, two are high-end parts – the 66AK2H06 and 66AK2H12 – targeted to high performance computing, as well as media processing, video analytics, gaming, VDI, and radar. The 66AK2H12 4-core ARM/8-core DSP is the more powerful of the two. It offers 198 gigaflops of single precision (SP) floating point performance or 70 gigaflops in double precision. That includes the DSP floating point as well as the Neon FP unit in the ARM CPU.

Although, this ARM-DSP SoC represents only about half the FLOPS of a high-end x86 CPU, the TI chip delivers this in about one-tenth the power – 13 to 14 watts. For single precision, that works out to about 16 SP gigaflops per watt, which is about the same as last year’s stand-alone 8-core DSP chip, sans CPU. It’s also nearly as good as latest NVIDIA’s K10 Tesla part, which delivers about 20 SP gigaflops per watt.

Since the ARM CPU is 32-bit architecture, memory reach for these chips is limited. In fact, each SoC can only access up to 16 GB – not much compared to standard x86 CPU, but about twice as much as a traditional accelerator. The hetero chips, though, don’t need an external CPU to feed it, as the K10 does; the on-chip ARM serves as the host driver. This eliminates the PCIe communication overhead of a CPU hooked to an discrete accelerator.

And since the ARM and DSP units share some of the same memory, it can at least potentially simplify programming of these devices. In that sense, it’s closer to AMD’s Fusion (or APU) architecture, which glues an x86 CPU and GPU onto the same die. At this point though, the AMD offerings are being targeted for client devices, such as laptops, rather than servers.

TI is actually not making so much of a distinction in where their chips will end up. According to Arnon Friedmann, TI’s business manager for the multicore processors unit, the same SoCs targeted for servers could also be applied to embedded devices. For example, a sensor network of cameras doing video surveillance could use an ARM-DSP chip to do some local image processing; the output of which could then be shunted to a server farm of these same chips to perform deeper analytics on the pre-processed video.

“That’s a level of scalability that we think our devices bring, which others in HPC don’t offer today,” Friedmann told HPCwire. “So if you look at NVIDIA [GPUs] and Intel MIC, there really aren’t cut-down versions of these really high performance devices and they’re not quite as geared for embedded as we are.”

For HPC-type developers, TI offers both OpenMP and MPI. The chipmaker also has an alpha version of OpenCL that supports an ARM CPU that can work in conjunction with the on-chip DSP. Down the road, TI is looking to support the newly hatched OpenMP accelerator directives, which are expected to be officially codified in the standard sometime next year.

As with the other accelerators from NVIDIA, Intel and AMD vying for HPC business, the success of the TI parts will depend upon how easy they are to program and how much application performance ensues. Regarding the latter, there is already some encouraging news. According to Friedmann, an FFT kernel from an aperture radar code produced performance on par with that of a GPU, but when they moved the entire application to the chip, performance was boosted 8-fold. Friedmann says interested parties are looking to do similar ports for even larger applications.

Right now, the chipmaker is trying to bring in more HPC users to move their MPI codes over to their ARM-DSP SoCs in order to drum up interest from server makers to build hardware. In the meantime, for do-it-yourselfers, TI’s two SoCs aimed at HPC are available for sampling now. Broader availability is expected in the first quarter of 2013, with general availability of evaluation modules coming in the second quarter.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This