Texas Instruments Puts ARM-DSP Processors Into Play for HPC

By Michael Feldman

November 20, 2012

NVIDIA, Intel and AMD were not the only chip vendors unveiling new HPC accelerators last week SC12. Texas Instruments (TI) announced a set of heterogeneous processors that they believe will offer among the best performance per watt in the industry. In this case, the chipmaker glued an ARM CPU and digital signal processor (DSP) together on the same die, offering a low-power SoC with an impressive number of FLOPS.

This represents TI’s second attempt to push a wedge into the high performance computing space. The company made its initial foray into the market in October 2011 when it introduced its multicore Keystone DSPs (TMS320C66x). The primary destination of those chips was 4G cellular base stations and radio network controllers, but since floating point functionality had to be added to serve that market, TI felt the same silicon could double as HPC accelerators.

One of the problems with the standalone DSP devices being used for HPC was that the application kernels had to be offloaded from a CPU host to the DSP. That wasn’t because the DSPs couldn’t run a whole application (the DSP is closer to a manycore CPU than a GPU), but because there was no Linux OS or MPI library ports for the architecture. ARM, though, had support for both of these pieces of software, allowing developers to use a traditional driver-accelerator model.

There are actually six new SoCs being introduced by TI, two of which are ARM-only (no DSP integration) that are aimed at powering routers, switches, wireless appliances, and other networking devices. The four remaining parts are the ARM-DSP heterogenous chips. These heterogeneous chips are fully tricked-out SoCs, with an ARM Cortex A15 CPU, a Keystone DSP, a shared memory controller, an integrated fabric and an I/O interface. The fabric itself is a custom design from TI, known as TeraNet, which delivers a low latency, multi-terabit/second fabric that connects the ARM CPU, DSP and memory controller.

Of the four heterogeneous, two are high-end parts – the 66AK2H06 and 66AK2H12 – targeted to high performance computing, as well as media processing, video analytics, gaming, VDI, and radar. The 66AK2H12 4-core ARM/8-core DSP is the more powerful of the two. It offers 198 gigaflops of single precision (SP) floating point performance or 70 gigaflops in double precision. That includes the DSP floating point as well as the Neon FP unit in the ARM CPU.

Although, this ARM-DSP SoC represents only about half the FLOPS of a high-end x86 CPU, the TI chip delivers this in about one-tenth the power – 13 to 14 watts. For single precision, that works out to about 16 SP gigaflops per watt, which is about the same as last year’s stand-alone 8-core DSP chip, sans CPU. It’s also nearly as good as latest NVIDIA’s K10 Tesla part, which delivers about 20 SP gigaflops per watt.

Since the ARM CPU is 32-bit architecture, memory reach for these chips is limited. In fact, each SoC can only access up to 16 GB – not much compared to standard x86 CPU, but about twice as much as a traditional accelerator. The hetero chips, though, don’t need an external CPU to feed it, as the K10 does; the on-chip ARM serves as the host driver. This eliminates the PCIe communication overhead of a CPU hooked to an discrete accelerator.

And since the ARM and DSP units share some of the same memory, it can at least potentially simplify programming of these devices. In that sense, it’s closer to AMD’s Fusion (or APU) architecture, which glues an x86 CPU and GPU onto the same die. At this point though, the AMD offerings are being targeted for client devices, such as laptops, rather than servers.

TI is actually not making so much of a distinction in where their chips will end up. According to Arnon Friedmann, TI’s business manager for the multicore processors unit, the same SoCs targeted for servers could also be applied to embedded devices. For example, a sensor network of cameras doing video surveillance could use an ARM-DSP chip to do some local image processing; the output of which could then be shunted to a server farm of these same chips to perform deeper analytics on the pre-processed video.

“That’s a level of scalability that we think our devices bring, which others in HPC don’t offer today,” Friedmann told HPCwire. “So if you look at NVIDIA [GPUs] and Intel MIC, there really aren’t cut-down versions of these really high performance devices and they’re not quite as geared for embedded as we are.”

For HPC-type developers, TI offers both OpenMP and MPI. The chipmaker also has an alpha version of OpenCL that supports an ARM CPU that can work in conjunction with the on-chip DSP. Down the road, TI is looking to support the newly hatched OpenMP accelerator directives, which are expected to be officially codified in the standard sometime next year.

As with the other accelerators from NVIDIA, Intel and AMD vying for HPC business, the success of the TI parts will depend upon how easy they are to program and how much application performance ensues. Regarding the latter, there is already some encouraging news. According to Friedmann, an FFT kernel from an aperture radar code produced performance on par with that of a GPU, but when they moved the entire application to the chip, performance was boosted 8-fold. Friedmann says interested parties are looking to do similar ports for even larger applications.

Right now, the chipmaker is trying to bring in more HPC users to move their MPI codes over to their ARM-DSP SoCs in order to drum up interest from server makers to build hardware. In the meantime, for do-it-yourselfers, TI’s two SoCs aimed at HPC are available for sampling now. Broader availability is expected in the first quarter of 2013, with general availability of evaluation modules coming in the second quarter.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Talk to Me: Nvidia Claims NLP Inference, Training Records

August 15, 2019

Nvidia says it’s achieved significant advances in conversation natural language processing (NLP) training and inference, enabling more complex, immediate-response interchanges between customers and chatbots. And the co Read more…

By Doug Black

Trump Administration and NIST Issue AI Standards Development Plan

August 14, 2019

Efforts to develop AI are gathering steam fast. On Monday, the White House issued a federal plan to help develop technical standards for AI following up on a mandate contained in the Administration’s AI Executive Order Read more…

By John Russell

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a good understanding of the early universe, its fate billions Read more…

By Rob Johnson

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Cloudy with a Chance of Mainframes

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

Rapid rates of change sometimes result in unexpected bedfellows. Read more…

Argonne Supercomputer Accelerates Cancer Prediction Research

August 13, 2019

In the fight against cancer, early prediction, which drastically improves prognoses, is critical. Now, new research by a team from Northwestern University – and accelerated by supercomputing resources at Argonne Nation Read more…

By Oliver Peckham

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

Building Diversity and Broader Engagement in the HPC Community

August 7, 2019

Increasing diversity and inclusion in HPC is a community-building effort. Representation of both issues and individuals matters - the more people see HPC in a w Read more…

By AJ Lauer

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

Upcoming NSF Cyberinfrastructure Projects to Support ‘Long-Tail’ Users, AI and Big Data

August 5, 2019

The National Science Foundation is well positioned to support national priorities, as new NSF-funded HPC systems to come online in the upcoming year promise to Read more…

By Ken Chiacchia, Pittsburgh Supercomputing Center/XSEDE

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

In Wake of Nvidia-Mellanox: Xilinx to Acquire Solarflare

April 25, 2019

With echoes of Nvidia’s recent acquisition of Mellanox, FPGA maker Xilinx has announced a definitive agreement to acquire Solarflare Communications, provider Read more…

By Doug Black

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This