Convey Cooks Personality into New MX Line

By Nicole Hemsoth

November 21, 2012

Last week at SC12 in Salt Lake City, Convey Computer pulled the lid off its MX big data-driven architecture designed to shine against graph analytics problems, which were at the heart of the show’s unmistakable data-intensive computing thrust this year.

The phrase high performance computing was, without surprise, found everywhere last week. However, increasingly, we were seeing another moniker pop up with far more frequency—high performance analytics. While SAS was first to game in snapping up the term for its own in-memory analytics push, everyone from IDC to IBM and now Convey is snatching up the catch-all umbrella name for big data power.

For Convey’s CEO, Bruce Toal, high performance analytics refers to the use of advanced, power-conscious and performance-optimized systems for unclogging programmatic and system-centered issues to perform against graph-type problems. These aren’t just found in internet search and Web 2.0 use cases, either. Toal told us that bioinformatics, fraud detection pros and government agencies have all found cause to explore this emerging class of problems—and so too have the powers that be at SC events where the Graph 500 ranking of data-intensive systems have been drawing ever-larger crowds.

The company’s Graph 500 showpiece features the capability to run tens of thousands of threads of execution coupled with what they call a “smart memory system” that can atomically perform in-memory calculations. Backed with the claim that it can scale to 32 terabytes of physical memory, Convey says the MX Series can exploit massive degrees of parallelism while efficiently handling hard-to-partition algorithms. 

During an extended sit-down at the show, we talked about why his mantra of “smarter computing for better analytics” goes far beyond a catchy marketing phrase, especially for those who have graph problems that they’re working against a traditional cluster paradigm.

The problem with price, power and performance are exaggerated for data-intensive applications if you’re looking at solving those on a high performance cluster, explained Toal. He pointed at various systems on the TOP500 and the Graph 500 as representative of the advantages of purpose-built data-intensive architectures over even the most efficient cluster computing systems.

For example, as you can see in the graphic below, for the growing breed of graph-based problems, it’s hard to rationalize the power and price investments in a system like TACC’s Dell cluster, which weighs in at 512 nodes and 6,000-plus cores—but 8 billion versus 15 billion edges per second. That aside, we’re talking about a $12 million system that burns through an estimated 358 kilowatts.

On the flip side, he says that Convey’s new big data approach is stuffed with memory, consumes less than 1,000 watts of power and runs less than $100K while hitting the 15 billion mark in terms of traversed edges per second (gigateps). Others in the same ballpark and with similar architectures, including Cray’s XMT, are in the 11 billion gigateps range. Further, he told us that for both standard cluster systems and the data-intensive focused systems, the reduction in power and floorspace alone is an attractive element.

At the heart of the company’s approach to solving big data analytics, power and performance problems is the mighty FPGA, which Toal claims addresses the tricky switching needs of data-intensive applications. Throw in an OpenMP-based programming environment and some “personality” and Convey can claim to have cooked up something worth a closer look.

Toal said that the mission was to speed graph analytics, specifically, while leveraging momentum in the x86 ecosystem via their partnerships with Intel and FPGA slinger Xilinx. He said that by integrating their hybrid-core approach to that environment by sharing memory let them build a system that could be reconfigurable and reprogrammable on the fly, allowing Convey to assign various “personalities” that are fine-tuned to specific application areas.

For instance, on the bioinformatics front, there are a lot of wasted parts in the computation that led to gross inefficiencies and performance bottlenecks, all of which can be solved through stripping and refining subtle system elements. To put that in context, when working with genetic sequencing, there are a total of four nucleotides that make up the keys to DNA. These nucleotides can be represented in 2 bits, so when doing 2-bit arithmetic on a 64-bit architecture, there’s significant waste that can be tidied up nicely with some personality that’s designed around the relatively small 2-bit need. By tailoring how the system chews out 2-bit operations to put the DNA puzzle pieces together, they can eek some extra performance, and thereby efficiency.

Another of Convey’s multiple personalities bears a government cryptographics face. In this case, the problem lies in efficient pattern-matching, whereas with basic graph analytics—the same type used to evaluate the top performers on the Graph 500 charts—it’s all about pointer-chasing where one node points to another, showcasing the ability of the FPGA approach in keeping pace.

“Part of the power of our architecture is that we built a memory system that lets you jump between different points in memory very efficiently. We call this scatter-gather so instead of getting a whole cache line, you get the piece in memory you’re looking for.”

Despite his claim to superiority, Toal was liberal in his praise for what Cray’s been working on with its XMT architecture and uRiKA graph appliance. He says what’s unique about the MX100, however, is that the memory system on the coprocessor is the backbone for that scatter-gather capability so highly prized in big graph analytics. He described the atomic memory operators, which are not so unlike the XMT’s which leverage tag bits to allow fine-grained synchronization down to every 64-bit word, leaving an extra bit that allows a lock—an aspect that is critical when you’re doing thousands of threads that are all trying to work on the same data.

More specifically, Toal explained the personality in the context of the overall programming environment, which is designed to wick away some of the nasty tangles of working with FPGAs, dealing with lock bits and messing extensively with scheduling headaches.

“We have a personality that’s loaded in that’s a multiple instruction, multiple-data personality framework,” said Toal. “Each one of the little thread units has a simple RISC-like instruction set and uses lock bits for synchronization—with the whole idea being to provide low latency.” Further, all the thread scheduling is done in hardware instead of the operating system software.

So, for example, when you spawn 10 threads to start working independently, when one is thread is finished and you want to switch to another thread on that core, the operating system usually gets involved, which is at the thousand-plus thread level, creates some serious scalability walls. “We built it into the personality in hardware so it’s fast and efficient so when a thread is stalled, it automatically gets swapped out by the personality,” Toal explained.

Another important component to the architecture is the OpenMP angle, which they’ve implemented in the MX’s low-level runtime routines to let users go from single-node to parallel performance with a simple pragma. Toal insists it’s as easy as taking a multithreaded application, running it through their OpenMP-flavored library, and having it run their instruction set on the hardware instead of in the operating system software.

In general, Toal feels that the types of problems that are being addressed by the broader-use Hadoop use cases that abound and approaches like his own and Cray’s is that they want to get an edge on the hyper-advanced real-time analytics workloads.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

New Exascale System for Earth Simulation Introduced

April 23, 2018

After four years of development, the Energy Exascale Earth System Model (E3SM) will be unveiled today and released to the broader scientific community this month. The E3SM project is supported by the Department of Energy Read more…

By Staff

RSC Reports 500Tflops, Hot Water Cooled System Deployed at JINR

April 18, 2018

RSC, developer of supercomputers and advanced HPC systems based in Russia, today reported deployment of “the world's first 100% ‘hot water’ liquid cooled supercomputer” at Joint Institute for Nuclear Research (JI Read more…

By Staff

New Device Spots Quantum Particle ‘Fingerprint’

April 18, 2018

Majorana particles have been observed by university researchers employing a device consisting of layers of magnetic insulators on a superconducting material. The advance opens the door to controlling the elusive particle Read more…

By George Leopold

HPE Extreme Performance Solutions

Hybrid HPC is Speeding Time to Insight and Revolutionizing Medicine

High performance computing (HPC) is a key driver of success in many verticals today, and health and life science industries are extensively leveraging these capabilities. Read more…

Cray Rolls Out AMD-Based CS500; More to Follow?

April 18, 2018

Cray was the latest OEM to bring AMD back into the fold with introduction today of a CS500 option based on AMD’s Epyc processor line. The move follows Cray’s introduction of an ARM-based system (XC-50) last November. Read more…

By John Russell

Cray Rolls Out AMD-Based CS500; More to Follow?

April 18, 2018

Cray was the latest OEM to bring AMD back into the fold with introduction today of a CS500 option based on AMD’s Epyc processor line. The move follows Cray’ Read more…

By John Russell

IBM: Software Ecosystem for OpenPOWER is Ready for Prime Time

April 16, 2018

With key pieces of the IBM/OpenPOWER versus Intel/x86 gambit settling into place – e.g., the arrival of Power9 chips and Power9-based systems, hyperscaler sup Read more…

By John Russell

US Plans $1.8 Billion Spend on DOE Exascale Supercomputing

April 11, 2018

On Monday, the United States Department of Energy announced its intention to procure up to three exascale supercomputers at a cost of up to $1.8 billion with th Read more…

By Tiffany Trader

Cloud-Readiness and Looking Beyond Application Scaling

April 11, 2018

There are two aspects to consider when determining if an application is suitable for running in the cloud. The first, which we will discuss here under the title Read more…

By Chris Downing

Transitioning from Big Data to Discovery: Data Management as a Keystone Analytics Strategy

April 9, 2018

The past 10-15 years has seen a stark rise in the density, size, and diversity of scientific data being generated in every scientific discipline in the world. Key among the sciences has been the explosion of laboratory technologies that generate large amounts of data in life-sciences and healthcare research. Large amounts of data are now being stored in very large storage name spaces, with little to no organization and a general unease about how to approach analyzing it. Read more…

By Ari Berman, BioTeam, Inc.

IBM Expands Quantum Computing Network

April 5, 2018

IBM is positioning itself as a first mover in establishing the era of commercial quantum computing. The company believes in order for quantum to work, taming qu Read more…

By Tiffany Trader

FY18 Budget & CORAL-2 – Exascale USA Continues to Move Ahead

April 2, 2018

It was not pretty. However, despite some twists and turns, the federal government’s Fiscal Year 2018 (FY18) budget is complete and ended with some very positi Read more…

By Alex R. Larzelere

Nvidia Ups Hardware Game with 16-GPU DGX-2 Server and 18-Port NVSwitch

March 27, 2018

Nvidia unveiled a raft of new products from its annual technology conference in San Jose today, and despite not offering up a new chip architecture, there were still a few surprises in store for HPC hardware aficionados. Read more…

By Tiffany Trader

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Russian Nuclear Engineers Caught Cryptomining on Lab Supercomputer

February 12, 2018

Nuclear scientists working at the All-Russian Research Institute of Experimental Physics (RFNC-VNIIEF) have been arrested for using lab supercomputing resources to mine crypto-currency, according to a report in Russia’s Interfax News Agency. Read more…

By Tiffany Trader

How the Cloud Is Falling Short for HPC

March 15, 2018

The last couple of years have seen cloud computing gradually build some legitimacy within the HPC world, but still the HPC industry lies far behind enterprise I Read more…

By Chris Downing

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

Leading Solution Providers

Deep Learning at 15 PFlops Enables Training for Extreme Weather Identification at Scale

March 19, 2018

Petaflop per second deep learning training performance on the NERSC (National Energy Research Scientific Computing Center) Cori supercomputer has given climate Read more…

By Rob Farber

Lenovo Unveils Warm Water Cooled ThinkSystem SD650 in Rampup to LRZ Install

February 22, 2018

This week Lenovo took the wraps off the ThinkSystem SD650 high-density server with third-generation direct water cooling technology developed in tandem with par Read more…

By Tiffany Trader

AI Cloud Competition Heats Up: Google’s TPUs, Amazon Building AI Chip

February 12, 2018

Competition in the white hot AI (and public cloud) market pits Google against Amazon this week, with Google offering AI hardware on its cloud platform intended Read more…

By Doug Black

HPC and AI – Two Communities Same Future

January 25, 2018

According to Al Gara (Intel Fellow, Data Center Group), high performance computing and artificial intelligence will increasingly intertwine as we transition to Read more…

By Rob Farber

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

US Plans $1.8 Billion Spend on DOE Exascale Supercomputing

April 11, 2018

On Monday, the United States Department of Energy announced its intention to procure up to three exascale supercomputers at a cost of up to $1.8 billion with th Read more…

By Tiffany Trader

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

Google Chases Quantum Supremacy with 72-Qubit Processor

March 7, 2018

Google pulled ahead of the pack this week in the race toward "quantum supremacy," with the introduction of a new 72-qubit quantum processor called Bristlecone. Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This