The New Breed of Accelerators from NVIDIA, Intel and AMD Square Off

By Michael Feldman

December 6, 2012

With the recent introduction of Intel’s first Xeon Phi coprocessors, NVIDIA’s latest Kepler GPUs, and AMD’s new FirePro S10000 graphics cards, the competition for HPC chip componentry has entered a new phase. The three chipmakers have taken somewhat different paths, though, and it will be up to the market to decide which vendor’s approach will win the day.

It is tempting to think that there might be room for all three accelerator designs in the market, but as it stands today that’s unlikely. The HPC space is too small and homogeneous to support that much architectural diversity. Just consider how the CPU side has, for the most part, consolidated to a single ISA (the x86), and to a large degree, a single vendor (Intel). While there may be a case to be made that these accelerators can offer different advantages for different applications, in their current incarnation they all are built principally as vector accelerators for CPU hosts.

That implies that the chip design that does that best, that is, delivers the most application FLOPS per dollar and per watt, will be the HPC consumer’s top choice – unless you believe that one or the other of these platforms will be substantially easier to program than the others. We’ll get to that particular aspect in a moment.

First though, it’s worthwhile just looking at the specs for the three accelerators. All of them offer teraflop-plus double precision performance with several gigabytes of ECC memory, but not all with the same power draw. And it’s the performance-per-watt that is most likely to become the driving criteria for many HPC users as they try to squeeze maximum FLOPS from a static datacenter power supply.

The NVIDIA Tesla K20X is the one to beat in this regard. It offers 1.3 teraflops in a 235 watt package – so 5.6 gigaflops/watt. Intel’s new “Knights Corner” Xeon Phi, the 5110P, delivers 1.011 teraflops with a TDP of 225 watts, which works out to 4.5 gigaflops/watt. The AMD FirePro S10000 card that sports two “Tahiti” GPUs, is rated at 1.48 teraflops. But the FirePro draws 375 watts, so its 3.9 gigaflops/watt is actually the lowest of the bunch.

The FirePro does somewhat better in the single precision FP department, delivering 15.8 gigaflops/watt to the K20X’s 16.8 gigaflops/watt and the 5110P’s 9.0 gigaflops/watt (estimated). But if you’re really focused on single precision performance, the go-to device is the NVIDIA K10, which delivers over 20 gigaflops/watt.

Memory-wise, the Intel 5110P is tops with 8 GB and 320 GB/sec of bandwidth. The K20X is supplied with 6 GB and 250 GB/sec, so less capacity, but with roughly the same bandwidth per byte. The new FirePro is also equipped with 6 GB, but at 450 GB/sec, offers considerably more bandwidth. That’s all with ECC turned off, though, so your actual mileage will vary depending on the error correction smarts on each of these platforms.

It’s not surprising that NVIDIA’s silicon specs out so well here. They’ve been the dominant player in the accelerator business for the last several years and have spent a lot of time designing the devices for this role. But the hardware alone will not be the sole determinant. Porting applications to these accelerators and getting them to draw on those abundant FLOPS will be the biggest challenge.

It is here that Intel believes it has an advantage. The company’s line has been that existing programs, using just standard MPI and OpenMP as the framework for parallelism, will port to the Xeon Phi platform with a simple recompile and link. And while that’s true, that doesn’t necessarily guarantee good performance. In fact, it is more than likely that porting applications that lend themselves to vector acceleration on Xeon Phi will have to be modified in ways not so different than what is done for GPUs – namely splitting the code across the CPU and accelerator, such that performance is optimized across the serial and parallel parts of the application.

Until there are a number of well-known HPC applications running on the Xeon Phi, proof of easy porting with impressive performance are just claims. And in any case, OpenMP’s new accelerator directives are supposed to level the software playing field across all these platforms – at least with regard to a standard high-level software framework. As of today, though, that standard has not been ratified and it’s not clear if GPUs will be supported adequately on the initial go-around, which, given the current accelerator landscape, sort of defeats the purpose for a hardware-independent API.

This is just the beginning of the accelerator era of high performance computing, or perhaps more accurately, the end of the beginning. Especially with Intel’s entrance into the space, the accelerator model for high performance computing has been legitimized in a way that NVIDIA could not have done on its own. And while accelerators are not the be-all and end-all of HPC, right now they are driving much of the rapid performance gains we see in the industry.

That means the stakes are high for all three vendors. Whoever comes out on top is likely to establish itself as the dominant supercomputing chipmaker for the latter half of the petascale era and the first part of the exascale era, when the technology will almost certainly be integrated into the CPU die. With Intel, NVIDIA and AMD now focusing more interest in their accelerator lines, we’re apt to see an even more rapid evolution of the hardware and the software.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Installation of Sierra Supercomputer Steams Along at LLNL

November 20, 2017

Sierra, the 125 petaflops machine based on IBM’s Power9 chip and being built at Lawrence Livermore National Laboratory, sometimes takes a back seat to Summit, the 180 petaflops system being built at Oak Ridge National Read more…

By John Russell

SC Bids Farewell to Denver, Heads to Dallas for 30th

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visitors to the Colorado Convention Center in Denver for the larg Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

HPE Extreme Performance Solutions

Harness Scalable Petabyte Storage with HPE Apollo 4510 and HPE StoreEver

As a growing number of connected devices challenges IT departments to rapidly collect, manage, and store troves of data, organizations must adopt a new generation of IT to help them operate quickly and intelligently. Read more…

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some cases, city managers didn’t even know existed. Speaking Read more…

By Doug Black

SC Bids Farewell to Denver, Heads to Dallas for 30th

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visit Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some Read more…

By Doug Black

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

HPE Launches ARM-based Apollo System for HPC, AI

November 14, 2017

HPE doubled down on its memory-driven computing vision while expanding its processor portfolio with the announcement yesterday of the company’s first ARM-base Read more…

By Doug Black

OpenACC Shines in Global Climate/Weather Codes

November 14, 2017

OpenACC, the directive-based parallel programming model used mostly for porting codes to GPUs for use on heterogeneous systems, came to SC17 touting impressive Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This