Polish HPC Consortium Boosts Prospects for Local Scientists

By Nicole Hemsoth

January 2, 2013

Poland is not usually thought of as a supercomputing powerhouse. Until recently, most of the local research and academic centers housed only modest-sized HPC clusters for Polish researchers. That is now changing with the POWIEW project, a consortium devoted to bringing world-class high performance computing to the nation’s scientists.

POWIEW provides five state-of-the art systems, based on the latest processor technology from Intel, AMD, IBM, and NVIDIA. The machines are spread across the consortium’s three member organizations: the Interdisciplinary Centre for Mathematical and Computational Modeling (ICM) in Warsaw, Krakow’s Academic Computer Centre (CYFRONET), and the Poznan Supercomputing and Networking Center (PSNC).

We asked Maciej Filocha, POWIEW’s project manager and director of its HPC division, to describe the impetus behind the organization and how they serve local researchers and scientists.

HPCwire: Can you describe the mission of POWIEW and the rationale for developing an indigenous supercomputing project for Poland?

Maciej Filocha: The POWIEW project sets up a unified strategy concept for the HPC development in Poland addressing research and academia. It encompasses a program of significant computational infrastructure enhancement, associated R&D programs and graduate and postgraduate education.

Since the early 2000s, the Polish HPC ecosystem was dominated by capacity-level cluster solutions — still relevant for many scientists, but obviously less so for “real” large-scale parallelism. To ensure competitiveness and attractiveness of Polish research organizations, local computational infrastructure was to be enhanced accordingly.

HPCwire: How do Polish scientists and researchers view the significance of HPC for their work?

Filocha: The POWIEW consortium consists of three leading research and academic HPC centers, founded about 20 years ago. From the beginning, the number of users has been growing and includes representatives of “classical” computational and life sciences as well as material sciences, engineering and environmental sciences.

HPCwire: What’s the level of funding for the project and where does it come from?

Filocha: The project is founded by the EU from the Innovative Economy Programme (85 percent), complemented by domestic sources (15 percent), with total budget of about 23 million euros (17 million USD). This covers not only acquisition and deployment of new computing systems but also R&D activities related to porting and optimization of selected codes for new architectures and general enabling actions.

HPCwire: What supercomputers are currently up and running at POWIEW, and how are they being used?

Filocha: The POWIEW Project focuses on two major HPC application areas: massively parallel processing (MPP) that delivers high scalability in fine-grained parallelism and symmetric multiprocessing for intensively coarse-grain parallel computational applications.

For the MPP class, the Blue Gene/P solution was chosen and has been running for almost two years with a full system load. The Blue Gene/P system is maintained by the CM) in Warsaw. This architecture is particularly useful by material science and life science researchers for its performance with high scalability on MPI applications. The system is also heavily used by neuroscientists where it enables simulations of large neural networks with reasonable performance. Most of the jobs running on the Blue Gene/P utilize a few thousand CPU cores.

For the second class of systems two solutions were identified: the IBM Power775 system installed at ICM in Warsaw and the SGI Altix UV SMP machine at the PSNC in Poznan. Both systems use the fat-node approach with the SGI UV implementing “true” SMP — one super node — while the Power775 represents a cluster of super nodes.

The Power775 machine is currently in operation for almost one year. It is used for the most demanding workloads, including high resolution atmosphere studies for weather predictions and very large cosmological simulations. The system has proven its high performance for memory-intensive and computing-intensive tasks.

The SGI machine in Poznan, being also a PRACE Tier-1 site, is the only SMP system of comparable size in Poland. It is used for memory-intensive tasks including reservoir modeling and complex simulations in astrophysics.

As a third technology choice, hardware-accelerated clusters have been identified. Both HPC centers in Poznan, and CYFRONET in Cracow, installed accelerated clusters choosing GPGPU solutions. GPUs in Cracow constitute a part of the largest supercomputer in Poland. Accelerators are widely utilized there to optimize locally developed codes for quantum chemistry computations and complex dynamics in astrophysics applications.

Another installation is the SGI/Rackable system maintained by PSNC, using AMD x86 servers accelerated with NVIDIA GPU cards. It is used for computing intensive tasks in molecular modeling and fluid flow dynamics in porous media — reservoir modeling.

HPCwire: Why such a wide variety of architectures? Doesn’t that create problems for users who want to share applications across platforms?

Filocha: An underlying idea for POWIEW was to provide all existing key HPC architectures based on complementarity and competencies sharing among project partners. Project experts are expected to provide support to the researchers so as optimize their choice of suitable architectures.
HPCwire: Poland is a member of PRACE. How does POWIEW fit into that consortium?

Filocha: All POWIEW project members are actively involved in PRACE activities since their beginning. They work in applications, hardware and policy-related tasks. Selected systems deployed within POWIEW project are now included as a Tier-1 systems in current Distributed European Computing Initiative (DECI) calls. Some of our computers, including the IBM 775 system are the first of its kind available for PRACE users. Our experience of day-to-day use of such systems allowed us to contribute significantly to best practices guides for PRACE users.

HPCwire: As far as the future of POWIEW, what’s being planned: new systems, collaborations, new application areas…?

Filocha: Formally, POWIEW will run until mid-2013, but the actual goal is to extend the deployed hardware infrastructure and acquired software competencies further, based on experience gained during last three years of intensive growth.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understanding on January 10. The MOU represents the continuation of a 1 Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Tennessee), Satoshi Matsuoka (Tokyo Institute of Technology), Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown and Spectre security updates on the performance of popular H Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension around the potential changes that could affect or disrupt Lustre Read more…

By Carlos Aoki Thomaz

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understandi Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension aroun Read more…

By Carlos Aoki Thomaz

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This