Polish HPC Consortium Boosts Prospects for Local Scientists

By Nicole Hemsoth

January 2, 2013

Poland is not usually thought of as a supercomputing powerhouse. Until recently, most of the local research and academic centers housed only modest-sized HPC clusters for Polish researchers. That is now changing with the POWIEW project, a consortium devoted to bringing world-class high performance computing to the nation’s scientists.

POWIEW provides five state-of-the art systems, based on the latest processor technology from Intel, AMD, IBM, and NVIDIA. The machines are spread across the consortium’s three member organizations: the Interdisciplinary Centre for Mathematical and Computational Modeling (ICM) in Warsaw, Krakow’s Academic Computer Centre (CYFRONET), and the Poznan Supercomputing and Networking Center (PSNC).

We asked Maciej Filocha, POWIEW’s project manager and director of its HPC division, to describe the impetus behind the organization and how they serve local researchers and scientists.

HPCwire: Can you describe the mission of POWIEW and the rationale for developing an indigenous supercomputing project for Poland?

Maciej Filocha: The POWIEW project sets up a unified strategy concept for the HPC development in Poland addressing research and academia. It encompasses a program of significant computational infrastructure enhancement, associated R&D programs and graduate and postgraduate education.

Since the early 2000s, the Polish HPC ecosystem was dominated by capacity-level cluster solutions — still relevant for many scientists, but obviously less so for “real” large-scale parallelism. To ensure competitiveness and attractiveness of Polish research organizations, local computational infrastructure was to be enhanced accordingly.

HPCwire: How do Polish scientists and researchers view the significance of HPC for their work?

Filocha: The POWIEW consortium consists of three leading research and academic HPC centers, founded about 20 years ago. From the beginning, the number of users has been growing and includes representatives of “classical” computational and life sciences as well as material sciences, engineering and environmental sciences.

HPCwire: What’s the level of funding for the project and where does it come from?

Filocha: The project is founded by the EU from the Innovative Economy Programme (85 percent), complemented by domestic sources (15 percent), with total budget of about 23 million euros (17 million USD). This covers not only acquisition and deployment of new computing systems but also R&D activities related to porting and optimization of selected codes for new architectures and general enabling actions.

HPCwire: What supercomputers are currently up and running at POWIEW, and how are they being used?

Filocha: The POWIEW Project focuses on two major HPC application areas: massively parallel processing (MPP) that delivers high scalability in fine-grained parallelism and symmetric multiprocessing for intensively coarse-grain parallel computational applications.

For the MPP class, the Blue Gene/P solution was chosen and has been running for almost two years with a full system load. The Blue Gene/P system is maintained by the CM) in Warsaw. This architecture is particularly useful by material science and life science researchers for its performance with high scalability on MPI applications. The system is also heavily used by neuroscientists where it enables simulations of large neural networks with reasonable performance. Most of the jobs running on the Blue Gene/P utilize a few thousand CPU cores.

For the second class of systems two solutions were identified: the IBM Power775 system installed at ICM in Warsaw and the SGI Altix UV SMP machine at the PSNC in Poznan. Both systems use the fat-node approach with the SGI UV implementing “true” SMP — one super node — while the Power775 represents a cluster of super nodes.

The Power775 machine is currently in operation for almost one year. It is used for the most demanding workloads, including high resolution atmosphere studies for weather predictions and very large cosmological simulations. The system has proven its high performance for memory-intensive and computing-intensive tasks.

The SGI machine in Poznan, being also a PRACE Tier-1 site, is the only SMP system of comparable size in Poland. It is used for memory-intensive tasks including reservoir modeling and complex simulations in astrophysics.

As a third technology choice, hardware-accelerated clusters have been identified. Both HPC centers in Poznan, and CYFRONET in Cracow, installed accelerated clusters choosing GPGPU solutions. GPUs in Cracow constitute a part of the largest supercomputer in Poland. Accelerators are widely utilized there to optimize locally developed codes for quantum chemistry computations and complex dynamics in astrophysics applications.

Another installation is the SGI/Rackable system maintained by PSNC, using AMD x86 servers accelerated with NVIDIA GPU cards. It is used for computing intensive tasks in molecular modeling and fluid flow dynamics in porous media — reservoir modeling.

HPCwire: Why such a wide variety of architectures? Doesn’t that create problems for users who want to share applications across platforms?

Filocha: An underlying idea for POWIEW was to provide all existing key HPC architectures based on complementarity and competencies sharing among project partners. Project experts are expected to provide support to the researchers so as optimize their choice of suitable architectures.
HPCwire: Poland is a member of PRACE. How does POWIEW fit into that consortium?

Filocha: All POWIEW project members are actively involved in PRACE activities since their beginning. They work in applications, hardware and policy-related tasks. Selected systems deployed within POWIEW project are now included as a Tier-1 systems in current Distributed European Computing Initiative (DECI) calls. Some of our computers, including the IBM 775 system are the first of its kind available for PRACE users. Our experience of day-to-day use of such systems allowed us to contribute significantly to best practices guides for PRACE users.

HPCwire: As far as the future of POWIEW, what’s being planned: new systems, collaborations, new application areas…?

Filocha: Formally, POWIEW will run until mid-2013, but the actual goal is to extend the deployed hardware infrastructure and acquired software competencies further, based on experience gained during last three years of intensive growth.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National L Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blue Ribbon and Harley Davidson motorcycles the agenda addresse Read more…

By Merle Giles

NSF Awards $10M to Extend Chameleon Cloud Testbed Project

September 19, 2017

The National Science Foundation has awarded a second phase, $10 million grant to the Chameleon cloud computing testbed project led by University of Chicago with partners at the Texas Advanced Computing Center (TACC), Ren Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

NERSC Simulations Shed Light on Fusion Reaction Turbulence

September 19, 2017

Understanding fusion reactions in detail – particularly plasma turbulence – is critical to the effort to bring fusion power to reality. Recent work including roughly 70 million hours of compute time at the National E Read more…

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is s Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakt Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

Cubes, Culture, and a New Challenge: Trish Damkroger Talks about Life at Intel—and Why HPC Matters More Than Ever

September 13, 2017

Trish Damkroger wasn’t looking to change jobs when she attended SC15 in Austin, Texas. Capping a 15-year career within Department of Energy (DOE) laboratories, she was acting Associate Director for Computation at Lawrence Livermore National Laboratory (LLNL). Her mission was to equip the lab’s scientists and research partners with resources that would advance their cutting-edge work... Read more…

By Jan Rowell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

MIT-IBM Watson AI Lab Targets Algorithms, AI Physics

September 7, 2017

Investment continues to flow into artificial intelligence research, especially in key areas such as AI algorithms that promise to move the technology from speci Read more…

By George Leopold

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Leading Solution Providers

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This