Polish HPC Consortium Boosts Prospects for Local Scientists

By Nicole Hemsoth

January 2, 2013

Poland is not usually thought of as a supercomputing powerhouse. Until recently, most of the local research and academic centers housed only modest-sized HPC clusters for Polish researchers. That is now changing with the POWIEW project, a consortium devoted to bringing world-class high performance computing to the nation’s scientists.

POWIEW provides five state-of-the art systems, based on the latest processor technology from Intel, AMD, IBM, and NVIDIA. The machines are spread across the consortium’s three member organizations: the Interdisciplinary Centre for Mathematical and Computational Modeling (ICM) in Warsaw, Krakow’s Academic Computer Centre (CYFRONET), and the Poznan Supercomputing and Networking Center (PSNC).

We asked Maciej Filocha, POWIEW’s project manager and director of its HPC division, to describe the impetus behind the organization and how they serve local researchers and scientists.

HPCwire: Can you describe the mission of POWIEW and the rationale for developing an indigenous supercomputing project for Poland?

Maciej Filocha: The POWIEW project sets up a unified strategy concept for the HPC development in Poland addressing research and academia. It encompasses a program of significant computational infrastructure enhancement, associated R&D programs and graduate and postgraduate education.

Since the early 2000s, the Polish HPC ecosystem was dominated by capacity-level cluster solutions — still relevant for many scientists, but obviously less so for “real” large-scale parallelism. To ensure competitiveness and attractiveness of Polish research organizations, local computational infrastructure was to be enhanced accordingly.

HPCwire: How do Polish scientists and researchers view the significance of HPC for their work?

Filocha: The POWIEW consortium consists of three leading research and academic HPC centers, founded about 20 years ago. From the beginning, the number of users has been growing and includes representatives of “classical” computational and life sciences as well as material sciences, engineering and environmental sciences.

HPCwire: What’s the level of funding for the project and where does it come from?

Filocha: The project is founded by the EU from the Innovative Economy Programme (85 percent), complemented by domestic sources (15 percent), with total budget of about 23 million euros (17 million USD). This covers not only acquisition and deployment of new computing systems but also R&D activities related to porting and optimization of selected codes for new architectures and general enabling actions.

HPCwire: What supercomputers are currently up and running at POWIEW, and how are they being used?

Filocha: The POWIEW Project focuses on two major HPC application areas: massively parallel processing (MPP) that delivers high scalability in fine-grained parallelism and symmetric multiprocessing for intensively coarse-grain parallel computational applications.

For the MPP class, the Blue Gene/P solution was chosen and has been running for almost two years with a full system load. The Blue Gene/P system is maintained by the CM) in Warsaw. This architecture is particularly useful by material science and life science researchers for its performance with high scalability on MPI applications. The system is also heavily used by neuroscientists where it enables simulations of large neural networks with reasonable performance. Most of the jobs running on the Blue Gene/P utilize a few thousand CPU cores.

For the second class of systems two solutions were identified: the IBM Power775 system installed at ICM in Warsaw and the SGI Altix UV SMP machine at the PSNC in Poznan. Both systems use the fat-node approach with the SGI UV implementing “true” SMP — one super node — while the Power775 represents a cluster of super nodes.

The Power775 machine is currently in operation for almost one year. It is used for the most demanding workloads, including high resolution atmosphere studies for weather predictions and very large cosmological simulations. The system has proven its high performance for memory-intensive and computing-intensive tasks.

The SGI machine in Poznan, being also a PRACE Tier-1 site, is the only SMP system of comparable size in Poland. It is used for memory-intensive tasks including reservoir modeling and complex simulations in astrophysics.

As a third technology choice, hardware-accelerated clusters have been identified. Both HPC centers in Poznan, and CYFRONET in Cracow, installed accelerated clusters choosing GPGPU solutions. GPUs in Cracow constitute a part of the largest supercomputer in Poland. Accelerators are widely utilized there to optimize locally developed codes for quantum chemistry computations and complex dynamics in astrophysics applications.

Another installation is the SGI/Rackable system maintained by PSNC, using AMD x86 servers accelerated with NVIDIA GPU cards. It is used for computing intensive tasks in molecular modeling and fluid flow dynamics in porous media — reservoir modeling.

HPCwire: Why such a wide variety of architectures? Doesn’t that create problems for users who want to share applications across platforms?

Filocha: An underlying idea for POWIEW was to provide all existing key HPC architectures based on complementarity and competencies sharing among project partners. Project experts are expected to provide support to the researchers so as optimize their choice of suitable architectures.
HPCwire: Poland is a member of PRACE. How does POWIEW fit into that consortium?

Filocha: All POWIEW project members are actively involved in PRACE activities since their beginning. They work in applications, hardware and policy-related tasks. Selected systems deployed within POWIEW project are now included as a Tier-1 systems in current Distributed European Computing Initiative (DECI) calls. Some of our computers, including the IBM 775 system are the first of its kind available for PRACE users. Our experience of day-to-day use of such systems allowed us to contribute significantly to best practices guides for PRACE users.

HPCwire: As far as the future of POWIEW, what’s being planned: new systems, collaborations, new application areas…?

Filocha: Formally, POWIEW will run until mid-2013, but the actual goal is to extend the deployed hardware infrastructure and acquired software competencies further, based on experience gained during last three years of intensive growth.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

Thus week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high perform Read more…

By John Russell

SC17 Student Cluster Competition Configurations: Fewer Nodes, Way More Accelerators

November 16, 2017

The final configurations for each of the SC17 “Donnybrook in Denver” Student Cluster Competition have been released. Fortunately, each team received their equipment shipments on time and undamaged, so the teams are r Read more…

By Dan Olds

Student Clusterers Demolish HPCG Record! Nanyang Sweeps Benchmarks

November 16, 2017

Nanyang pulled off the always difficult double-play at this year’s SC Student Cluster Competition. The plucky team from Singapore posted a world record LINPACK, thus taking the Highest LINPACK Award, but also managed t Read more…

By Dan Olds

HPE Extreme Performance Solutions

Harness Scalable Petabyte Storage with HPE Apollo 4510 and HPE StoreEver

As a growing number of connected devices challenges IT departments to rapidly collect, manage, and store troves of data, organizations must adopt a new generation of IT to help them operate quickly and intelligently. Read more…

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s at SC17 in Denver. The previous record, established by German Read more…

By Dan Olds

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

Thus week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projec Read more…

By John Russell

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

HPE Launches ARM-based Apollo System for HPC, AI

November 14, 2017

HPE doubled down on its memory-driven computing vision while expanding its processor portfolio with the announcement yesterday of the company’s first ARM-base Read more…

By Doug Black

OpenACC Shines in Global Climate/Weather Codes

November 14, 2017

OpenACC, the directive-based parallel programming model used mostly for porting codes to GPUs for use on heterogeneous systems, came to SC17 touting impressive Read more…

By John Russell

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Leading Solution Providers

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This