STARnet Alliance Seeks Revolution in Chip Design

By Tiffany Trader

January 23, 2013

The Defense Advanced Research Projects Agency (DARPA) and the Semiconductor Research Corporation (SRC) have launched a new consortium to advance the pace of semiconductor innovation in the US as the technology approaches the limits of miniaturization.

The main thrust of the project is the creation of the Semiconductor Technology Advanced Research Network, aka STARnet, a network of six Semiconductor Technology Advanced Research centers, tasked with providing “long-term breakthrough research that results in paradigm shifts and multiple technology options.”

At each of the six STARnet university hubs – University of Illinois at Urbana-Champaign, University of Michigan, University of Minnesota, Notre Dame, University of California at Los Angeles and University of California at Berkeley – researchers will pursue CMOS-and-beyond technologies with an emphasis on design, software, system-level verification, and validation. By assessing and eliminating technological barriers identified by the International Technology Roadmap for Semiconductors (ITRS) and engaging in pre-competitive exploratory research, the teams will help secure the continued success of the nation’s microelectronics and defense industries.

DARPA and contributing companies have allocated $194 million in joint funding. Although the specific dollar amount varies according to their individual contracts, each STARnet center will receive more than $6 million annually for up to five years. The project is administered by Microelectronics Advanced Research Corporation (MARCO), a subsidiary of SRC.

The multi-disciplinary, collaborative effort draws upon the expertise of 148 faculty researchers and 400 graduate students from 39 universities. In addition to DARPA and SRC, members include the U.S. Air Force Research Laboratory, the Semiconductor Industry Association (SIA), and eight industry partners: Applied Materials, GLOBALFOUNDRIES, IBM, Intel Corporation, Micron Technology, Raytheon, Texas Instruments and United Technologies.

The semiconductor industry, a $144 billion market in the US, has so far benefited from a seemingly endless cycle of transistor shrinks, but Moore’s Law is waning. While researchers will likely find a way to squeeze silicon for another decade or so, there are undeniable physical limitations associated with the nanoscale frontier.

“The dimensions of the transistors of today are in the tens of atoms,” explains Todd Austin, professor of electrical engineering and computer science and C-FAR director. “We can still make them smaller, but not without challenges that threaten the progress of the computing industry.”

With microelectronics so tied to the nation’s security and economy, it’s imperative that these challenges are addressed. In the words of SRC Executive Director Gilroy Vandentop, “STARnet is a collaborative network of stellar research centers finding paths around the fundamental physical limits that threaten the long term growth of the microelectronics industry.”

A breakdown of the six multi-university teams and their primary areas of research:

  • The Center for Future Architectures Research (C-FAR), led by the University of Michigan, is focused on computer systems architectures for the 2020-2030 timeframe. They anticipate that application-driven architectures that can leverage emerging circuit fabrics will be key to extending the life of CMOS technology. Participating universities include Columbia, Duke, Georgia Tech, Harvard, MIT, Northeastern, Stanford, UC Berkeley, UCLA, UC San Diego, Illinois, Washington and Virginia.
  • The Center for Spintronic Materials, Interfaces and Novel Architectures (C-SPIN), led by the University of Minnesota, looks to electron spin-based memory and computation for its potential in overcoming challenges associated with traditional CMOS devices. Participating universities include UC Riverside, Cornell, Purdue, Carnegie Mellon, Alabama, Iowa, Johns Hopkins, MIT, Penn State, UC Santa Barbara, Michigan, Nebraska and Wisconsin.
  • The Center for Function Accelerated nanoMaterial Engineering (FAME), led by the University of California, Los Angeles, is studying nonconventional materials, including nanostructures with quantum-level properties. The research seeks to support analog, logic and memory devices for “beyond-binary computation.” Participating universities include Columbia, Cornell, UC Berkeley, MIT, UC Santa Barbara, Stanford, UC Irvine, Purdue, Rice, UC Riverside, North Carolina State, Caltech, Penn, West Virginia and Yale.
  • The Center for Low Energy Systems Technology (LEAST), led by the University of Notre Dame, will investigate new materials and devices for their potential to enable low-power electronics.Participating universities include Carnegie Mellon, Georgia Tech, Penn State, Purdue, UC Berkeley, UC San Diego, UC Santa Barbara, UT Austin and UT Dallas.
  • The Center for Systems on Nanoscale Information Fabrics (SONIC), led by the University of Illinois at Urbana-Champaign, is exploring the benefits of a transitioning from a deterministic to a statistical model. Participating universities include UC Berkeley, Stanford, UC Santa Barbara, UC San Diego, Michigan, Princeton and Carnegie Mellon.
  • The TerraSwarm Research Center (TerraSwarm), hosted by the University of California, Berkeley, seeks to develop city-scale capabilities using distributed applications on shared swarm platforms. Participating universities include Michigan, Washington, UT Dallas, Illinois at Urbana-Champaign, Penn, Caltech, Carnegie Mellon and UC San Diego.

“Each of these six centers is composed of several university teams jointly working toward a single goal: knocking down the barriers that limit the future of electronics,” comments DARPA program manager Jeffrey Rogers.

“With such an ambitious task, we have implemented a nonstandard approach. Instead of several different universities competing against each other for a single contract, we now have large teams working collaboratively, each contributing their own piece toward a large end goal.”

The project founders believe that long-term research is necessary to bolster semiconductor innovation and ensure the future of US military and industry competitiveness. They state that while short-term programs are suitable for sustaining an evolutionary pace, longer-term efforts are necessary to spur revolutionary advances, especially in light of impending technology constraints.

“STARnet will perform longer-term, more broad-based research, with the goal of expanding the knowledge base of the semiconductor industry, [and] researchers at STARnet centers willgenerate ideas for technology solutions,” notes the program literature.

Industry partners gain access to bleeding-edge research subsidized through Department of Defense funding. And while SRC estimates that STARnet research technology likely won’t be commercially viable for at least another 10-15 years, members will be able to sub-license the resulting IP.

STARnet continues the work of the Focus Center Research Program (FCRP), a similar program that has been in place since 1997 but is set to conclude on Jan. 31, 2013.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

China’s Expanding Effort to Win in Microchips

July 27, 2017

The global battle for preeminence, or at least national independence, in semiconductor technology and manufacturing continues to heat up with Europe, China, Japan, and the U.S. all vying for sway. A fascinating article ( Read more…

By John Russell

Hyperion: Storage to Lead HPC Growth in 2016-2021

July 27, 2017

Global HPC external storage revenues will grow 7.8% over the 2016-2021 timeframe according to an updated forecast released by Hyperion Research this week. HPC server sales, by comparison, will grow a modest 5.8% to $14.8 Read more…

By John Russell

Exascale FY18 Budget – The Senate Provides Their Input

July 27, 2017

In the federal budgeting world, “regular order” is a meaningful term that is fondly remembered by members of both the Congress and the Executive Branch. Regular order is the established process whereby an Administrat Read more…

By Alex R. Larzelere

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

India Plots Three-Phase Indigenous Supercomputing Strategy

July 26, 2017

Additional details on India's plans to stand up an indigenous supercomputer came to light earlier this week. As reported in the Indian press, the Rs 4,500-crore (~$675 million) supercomputing project, approved by the Ind Read more…

By Tiffany Trader

Exascale FY18 Budget – The Senate Provides Their Input

July 27, 2017

In the federal budgeting world, “regular order” is a meaningful term that is fondly remembered by members of both the Congress and the Executive Branch. Reg Read more…

By Alex R. Larzelere

India Plots Three-Phase Indigenous Supercomputing Strategy

July 26, 2017

Additional details on India's plans to stand up an indigenous supercomputer came to light earlier this week. As reported in the Indian press, the Rs 4,500-crore Read more…

By Tiffany Trader

Tuning InfiniBand Interconnects Using Congestion Control

July 26, 2017

InfiniBand is among the most common and well-known cluster interconnect technologies. However, the complexities of an InfiniBand (IB) network can frustrate the Read more…

By Adam Dorsey

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This