Chelsio Looks to Close Ethernet-InfiniBand Gap

By Michael Feldman

January 24, 2013

This week Chelsio Communications unveiled its latest Ethernet adapter ASIC, which brings 40 gigabit speeds to its RDMA over TCP/IP (iWARP) portfolio. The fifth-generation silicon, dubbed Terminator T5, brings bandwidth and latency within spitting distance of FDR InfiniBand, and according to Chelsio, will actually outperform its IB competition on real-world HPC codes. According to Chelsio CEO and president Kianoosh Naghshineh, “the gap is essentially closed.”

Chelsio T5 ASIC sales are expected to ramp starting in Q2, while adapters based on the new silicon will roll out sometime later in the year. No pricing was given.

The T5, like its T4 predecessor, incorporates a TCP Offload Engine (TOE), iSCSI support, Fibre Channel over Ethernet (FCoE) and Network Address Translation (NAT) into hardware. But it’s the iWARP capability that is of special interest to HPC. While officially known as Internet Wide Area RDMA Protocol, iWARP is essentially RDMA over Ethernet, built on top of the ubiquitous TCP/IP protocol.

Chelsio T5 ASIC Architecture

And like all RDMA-based technology (which includes HPC’s go-to interconnect, InfiniBand), iWARP has the ability to bypass the CPU for data copies that tend to bottleneck the system. Done right, iWARP can offer performance on par with that of InfiniBand, and is eminently suitable for HPC clustering. And since it’s running atop TCP, iWARP is general-purpose enough to work in much larger and more heterogenous networks.

Better yet, since it’s supported by the OpenFabrics Enterprise Distribution (OFED), Linux applications written for InfiniBand can run seamlessly on iWARP-compatible gear. There’s no need to write codes specific to the protocol. The OpenFabrics group appears to be committed to maintaining this support in its software stack for the foreseeable future.

As an industry standard ratified by the Internet Engineering Task Force (IETF), iWARP is now backed by Intel, Broadcom, and Chelsio. Although Chelsio is the smallest of the three vendors, at this point it appears to be out ahead of its larger competitors. With the introduction of the T5, it is the only vendor that has married 40 Gig bandwidth and microsecond-level latencies to iWARP-style RDMA. Both Intel and Broadcom have 10 Gig implementations, but they are based on somewhat older technologies.

Intel, which inherited its 10GbE iWARP technology and expertise via its acquisition of NetEffect in 2008 hasn’t talked much about the product roadmap. However, along with Chelsio and Broadcom, Intel has been a driver in the most recent IETF extensions to the iWARP standard.

That suggests the chipmaker is going to move the NetEffect technology into the 40G realm (and beyond) at some point. And since Intel has outlined a network fabric strategy that integrates adapter logic into the CPU, it’s reasonable to assume that iWARP silicon could show up on x86 processors in the not-too-distant future.

None of that seems to worry Chelsio’s Naghshineh. According to him, their TCP offload technology leads the pack, which is probably why they sold 100,000 iWARP ports just in the last 12 months. What the market needs now though is a broader ecosystem, and that includes a reasonable number of iWARP providers committed to the technology. If Intel and Broadcom move ahead with their plans, that could provide the needed critical mass. “I’m very happy they are entering this market,” Naghshineh told HPCwire.

Thus far, most of Chelsio’s success has come from deployments in storage and virtualized servers, where the various network offloads supported by the adapter ASICs are used to save CPU cycles and boost performance. Chelsio’s penetration into the HPC space has been less sure – just a few university and commercial HPC installation to date. That’s due to a variety of factors, including delays in deployment of 10GbE technology overall and a perceived lack of iWARP performance relative to InfiniBand.

From Naghshineh’s perspective, the latter is just a marketing problem. There have been a number of studies that demonstrate even 10G iWARP performance is comparable to InfiniBand on typical HPC applications. One such analysis, performed by Chelsio, shows the its older T4 technology can perform as well or better than Mellanox’s FDR InfiniBand on typical MPI apps: LAMMPS (molecular dynamics), LS-DYNA (finite element analysis), WRF (weather forecasting), and HPL (Linpack).

Despite the FDR gear delivering four times the network bandwidth and half the latency of the Chelsio hardware, the study showed that the T4 iWARP implementation held its own across this application set. And the results seem to indicate that as the application scales up, the advantage starts to tilt in favor of iWARP. Since the newer T5 silicon brings the adapter bandwidth nearly up to FDR speeds (40Gbps versus 56Gbps) and latencies into the coveted sub-microsecond realm, Naghshineh expects the newer silicon to outperform the latest and greatest InfiniBand technology.

According to him, once they reach 100G iWARP in 2015, there will be no difference in performance between that and EDR InfiniBand, even at the hardware level. Naghshineh says that’s because the underlying SerDes (Serializer/Deserializer) architecture is converging across the different network technologies and that will become the common denominator determining performance.

Since Ethernet has the much larger ecosystem of switches, cables, optical modules, and software relative to InfiniBand, the economies of scale will naturally favor the high-volume solution, he maintains. And if performance and price are truly no longer differentiators between the two technologies, HPC users will come around. “InfiniBand has been a good solution to date, says Naghshineh. “It made sense to use it, but now the gap is essentially closed.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This