The Week in HPC Research

By Nicole Hemsoth

February 7, 2013

The top research stories of the week have been hand-selected from prominent science journals and leading conference proceedings. Here’s another diverse set of items, including GPGPU programming challenges, checkpoint-restart for HPC cloud applications, novel methods for detecting concurrency errors, some distributed computing primers, and the latest patent applications.

Improving GPGPU Concurrency

A team of computer scientists from the Supercomputer Education and Research Centre at the Indian Institute of Science in Bangalore, India, have written a paper [PDF] describing their efforts to achieve improved GPGPU concurrency with elastic kernels.

Researchers Sreepathi Pai, Matthew J. Thazhuthaveetil, and R. Govindarajan observe that each new generation of GPUs increases the resources available to GPGPU programs. They further note that GPU programming models, such as CUDA, were designed to scale to make use of these resources, but there is still significant under-utilization. Specifically, the Parboil2 suite used for their work utilizes only 20–70% of resources on average. They set out to examine how GPUs that support concurrent execution of kernels can lead to gains in the utilization rate.

They write:

“In this work, we study concurrent execution of GPU kernels using multiprogram workloads on current NVIDIA Fermi GPUs. On two-program workloads from the Parboil2 benchmark suite we find concurrent execution is often no better than serialized execution. We identify that the lack of control over resource allocation to kernels is a major serialization bottleneck. We propose transformations that convert CUDA kernels into elastic kernels which permit fine-grained control over their resource usage.”

The researchers identify several possible solutions and evaluate those proposals on real hardware. Using multiprogrammed workloads constructed from benchmarks in the Parboil 2 suite, they demonstrate a 1.21x increase in system throughput and a 3.73x increase average normalized turnaround time (ANTT) for two-program workloads. Naturally, this short summary does not do justice to the complexity of the work involved, but the authors’ writing is clear and detailed and should be a welcome addition to the growing body of GPGPU research.

Next >> Checkpoint-restart for HPC cloud applications

Virtual disk based checkpoint-restart for HPC cloud applications

Noted researchers Bogdan Nicolae (IBM Ireland) and Franck Cappello (INRIA) have published a paper in the February issue of the Journal of Parallel and Distributed Computing describing a novel virtual disk based Checkpoint-restart mechanism for HPC applications on IaaS clouds.

While cloud computing is making inroads into industry and academia as an alternative platform for running HPC applications on bare metal, on-premise systems, there are still important barriers to be addressed. The authors write that “the need to provide fault tolerance, support for suspend-resume and offline migration, an efficient Checkpoint-Restart mechanism becomes paramount in this context.”

To meet this challenge, they propose BlobCR, which they refer to as “a dedicated checkpoint repository that is able to take live incremental snapshots of the whole disk attached to the virtual machine (VM) instances.” The role of BlobCR is to reduce the performance overhead of checkpointing by persisting VM disk snapshots asynchronously in the background using a low overhead technique.

The mechanism supports both application-level and process-level checkpointing, as well as roll back file system changes. The authors carried out large-scale experiments, achieving positive results both for artificial settings and for an actual HPC application.

Next >> Detecting Concurrency Errors

An Efficient Method for Detecting Concurrency Errors

With the advance of multicore and multi-threaded processors, concurrent programs have become more prevalent to take advantage of these capabilities. But errors are more likely in concurrent code, and conventional error detection methods do not scale well. As a result, concurrency errors, such as data races and deadlock, are a growing cause of system faults.

The problem has attracted the interest of group of computer scientists from State Key Laboratory of Software Engineering, School of Computers, Wuhan University. Their work explores methods for improving the trustworthiness of concurrent programs and points to a novel and efficient method for detecting concurrency errors in object-oriented programs that relies on static and dynamic analysis. Their paper, “An efficient method for detecting concurrency errors in object-oriented programs,” appears in the 2012 (12) issue of Science China, Vol 55.

The three member team argue that: “Implementation and promotion of this work will increase development efficiency of concurrency software, and improve the dependability of concurrent systems. It will contribute greatly towards reducing the complexity of concurrency error detection, thereby reducing manual overhead and economic cost.”

Next >> Distributed Computing for Beginnners

Concurrent, parallel and distributed computation for beginners (or their teachers)

While much of computing education research is built on introductory-level subjects, the ACM Transactions on Computing Education (TOCE) Journal devotes an entire issue to the other end of the spectrum, learning advanced subjects, identified here as “concurrent, parallel and distributed computation.”

The issue includes four approaches for teaching these subjects that is in keeping with typical university budgets. The proposed lessons cover MapReduce in a cloud, a network of gaming consoles, remote computing on a multicore system, and software modeling using formal specifications.

The first article describes the experiences of a group of researchers teaching MapReduce in a large undergraduate lecture course using public cloud services and the standard Hadoop API. The second explores an innovative method for designing an affordable high-performance cluster system using the PlayStation 3 (PS3). The third uses the major educational operating system, called Xipx, to provide students with system programming experience in a distributed message-passing environment. While the final presentation is basically an undergraduate course on concurrent programming using formal specifications in different stages of the learning process.

Next >> Patents

The Week in HPC Patents

Ok, so we haven’t really combed the patent office files for an exhaustive list of relevant HPC patents, but there were a couple noteworthy ones that came across my electronic transom, to wit:

1) System and Method for Improving the Performance of High Performance Computing Applications on Cloud Using Integrated Load Balancing (United States Patent Application 20130031545)

The five-person team of inventors (four from India and one from the United States) note that “effective optimization of the load assignments on the Cloud needs to take into account the High Performance Computing (HPC) application task requirements as well as the computational capacity and communication bandwidth of the Cloud resources. This disclosure proposes an approach for two-way transfer of the essential information between Cloud and HPC applications that result in better load assignment without violating network privacy.”

2) Automatically Routing Super-Compute Interconnects (United States Patent Application 20130031334)

The three-member Austin, Texas-based team write that the “application relates generally to an improved data processing apparatus and method and more specifically to mechanisms for automatically routing super-compute interconnects.”

Most of the patent verbiage is rather obtuse, but the extremely-detailed drawings, as exemplified by figure 1 below, may offer assistance in parsing these weighty documents:

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This