XPRESS Route to Exascale

By Nicole Hemsoth

February 28, 2013

In the world of supercomputers, where the top machines can cost upwards of $100 million, $1.1 million may not sound like much. To Thomas Sterling, chief scientist at the Center for Research in Extreme Scale Computing (CREST) at Indiana University, it’s a sum that will go a long way toward funding his favorite project.

The Department of Energy awarded that amount to Indiana University’s CREST last week to fund three years of work on the XPRESS (eXascale Programming Environment and System Software) project. CREST is collaborating with work going on simultaneously at Sandia National Laboratories and several other universities and research labs. The overall goal is to enable the creation of exascale computers.

HPCwire caught up with Sterling to discuss his role in the endeavor and what it means. As usual, he has some bold and controversial opinions on the future of supercomputing.

XPRESS, based on the ParalleX parallel computation model, is being designed to enable highly parallel processing. Collectively, the work being coordinated at Sandia, according to Sterling, represents “the single most important program in high performance computing that there is.”

CREST Team
From left to right: Executive Associate Director Thomas Sterling, Director Andrew Lumsdaine, and Associate Director of Strategy Craig Stewart

Sterling’s team at CREST, which is not yet 18 months old, is working on a unique new type of runtime environment, a dynamic system that will enable the software to automatically reallocate compute tasks over time. It will be self-correcting; detecting when processor cores are sitting idle and assigning them new tasks on the fly rather than sticking to the routines established by the human programmer, the compiler and the load time system. When it detects idle processors, it should be able to make adjustments on the order of a millisecond, or even a microsecond.

Sterling believes such a system could provide a dramatic improvement in the efficiency of supercomputers. Benchmarks such as Linpack or Highly Parallel Linpack don’t always represent the real world. When even the most powerful supercomputers are running real and very complex applications, such as multi-scale, multi-physics applications, the efficiency may be as high as 70% or as low as 3%, he says. “You’ll see that the efficiencies are often well below 10%,” he adds. “You find yourself throwing away 90% of the computer.”

Sterling acknowledges that others disagree with his approach. While other prominent research teams are working on improving the popular MPI (Message Passing Interface) to create a parallel processing system, Sterling has doubts about how far that kind of work can go. While a programmer can divide tasks among many different cores with MPI, the gains are limited because each task takes a different amount of time to complete. That requires setting up global barriers that keep each core from moving on to the next task until all the other cores have completed their tasks. A lot of cores, therefore, are sitting idle at any one time.

That works fine for many HPC programs; those in which the tasks are regular, even and coarse-grained, he says. There are plenty of such tasks in HPC, and MPI has been a big success as a result. But Sterling believes it is no longer sufficient to usher in the era of exascale. Complex scientific calculations are usually highly non-linear and the processing time of different cores can vary dramatically.

Next >>

Sterling believes that it’s not always necessary to use global barriers. Not every core needs to wait for all the tasks on all the other cores to finish. The cores that finish last are the ones that need the data from all the other cores before finishing their own tasks Every other core sits idly by to wait for them to catch up and release the barrier. The idle cores could be working on new tasks if they weren’t held back by the barrier, waiting for the last cores, whose data they don’t need, to catch up.

An example comes from climate modeling, where the researcher is studying changes in temperature over the ocean. The model has to take into account a lot of different variables, such as energy and mass transfer, different chemistries in the ocean, solar radiation, and the transfer of energy from the boundary areas of the water. It also has to take into account highly irregular coastlines, islands, or the distribution of ice. But when studying a cross-section of a grid over the ocean, it’s not necessary to wait for all the calculations to be completed for every section of the grid before moving on to the next task. One grid in the middle of the Atlantic is only going to be affected by areas within tens or hundreds of kilometers, not by sections in the Pacific. Some of the calculations do not need to wait for the entire set of processors to finish.

The problem is that it’s virtually impossible for the programmer to figure out in advance all the permutations of tasks and cores that would move things along more rapidly. That’s where the ParalleX execution model comes in. Dynamic modeling means that the system can automatically detect when tasks are finished and cores are sitting idle. It can then assign new tasks to those cores. Everything still needs to be synchronized at certain points, but ParalleX sets up many smaller barriers rather than one global barrier.

Sterling has a lot of confidence in the work at CREST, which is devising a new software stack that will insert an XPRESS layer into the X-Stack system. But just creating a plug-in stack layer is not sufficient. CREST’s work is being done in conjunction with Sandia’s light weight kernel operating system, integrating them tightly together. “We’re able to redefine the OS and the runtime system jointly, which creates a whole new protocol, a whole new relationship between those two pieces of software,” he says.

Where his work goes further than other efforts as parallelism, he adds, is moving beyond an ad-hoc approach to an integrated system.

“We redefine the execution model so these things stop being hacks, stop being patches and they start being something of a comprehensive or a coherent, complete paradigm,” he says. “We feel it’s very important that everything be designed within the context and scope of everything else so it all makes sense. That will create a whole new ability to dialog between the two software layers.”

How much improvement can this approach offer? Theoretically the combined project could increase efficiency by a factor of 20. So far, his tests have managed to increase efficiency by a factor of two.

Might it be better to just figure out how to evolve MPI to do the same kind of thing? Sterling acknowledges that it might, but ultimately he doubts if that approach will be able to make the leap forward in parallelism that’s needed. He compares it to punctuated equilibrium in evolutionary biology. Evolution is not always gradual change; sometimes it encounters a rapidly changing environment and must adapt quickly.

Sterling believes we’re at such a point today. “It’s not just because of big data, although that’s the big thing right now,” he says. More importantly, he says, the big need is for dynamic graph structures. Climate modeling, for example, is a hugely complex problem that requires more than a two-dimensional approach. Accounting for hurricanes and other phenomena in oceans requires a z-axis. Industrial design, microbiology, and controlled fusion are also deep, highly non-linear problems that need solving with dynamic graphs. This kind of parallelism is key to the future of HPC, not just for number crunching, he says, but for “HPC symbolic information, which means knowledge management and understanding by machines.”

While the overall program is officially dedicated to creating exascale computing, Sterling believes it could prove its importance much sooner than that. He refers to the need for “extreme scale” computing, not exascale, which is an arbitrary benchmark. A lot of progress can be made along the way. Getting to exascale represents in increase in compute power of two orders of magnitude from today’s best supercomputers. But one order of magnitude or less would go a long way to improving materials science, industrial design, microbiology and what he sees as the most important need for the 21st century, controlled fusion. Supercomputers are already showing limitations for some of the kinds of scientific programming people want to do.

“You don’t have to wait until the end of the decade to worry about exascale,” he says. “The challenge is today, not some far future challenge. We are losing today and we need new methods today.”

He believes he has a good chance of meeting that challenge. And that makes him very happy. “There will be nothing like it,” he says. “I find it very exciting.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM Unveils Latest Achievements in AI Hardware

December 13, 2019

“The increased capabilities of contemporary AI models provide unprecedented recognition accuracy, but often at the expense of larger computational and energetic effort,” IBM Research wrote in a blog post. “Therefor Read more…

By Oliver Peckham

Focused on ‘Silicon TAM,’ Intel Puts Gary Patton, Former GlobalFoundries CTO, in Charge of Design Enablement

December 12, 2019

Change within Intel’s upper management – and to its company mission – has continued as a published report has disclosed that chip technology heavyweight Gary Patton, GlobalFoundries’ CTO and R&D SVP as well a Read more…

By Doug Black

Quantum Bits: Rigetti Debuts New Gates, D-Wave Cuts NEC Deal, AWS Jumps into the Quantum Pool

December 12, 2019

There’s been flurry of significant news in the quantum computing world. Yesterday, Rigetti introduced a new family of gates that reduces circuit depth required on some problems and D-Wave struck a deal with NEC to coll Read more…

By John Russell

How Formula 1 Used Cloud HPC to Build the Next Generation of Racing

December 12, 2019

Formula 1, Rob Smedley explained, is maybe the biggest racing spectacle in the world, with five hundred million fans tuning in for every race. Smedley, a chief engineer with Formula 1’s performance engineering and anal Read more…

By Oliver Peckham

RPI Powers Up ‘AiMOS’ AI Supercomputer

December 11, 2019

Designed to push the frontiers of computing chip and systems performance optimized for AI workloads, an 8 petaflops (Linpack) IBM Power9-based supercomputer has been unveiled in upstate New York that will be used by IBM Read more…

By Doug Black

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

GPU Scheduling and Resource Accounting: The Key to an Efficient AI Data Center

[Connect with LSF users and learn new skills in the IBM Spectrum LSF User Community!]

GPUs are the new CPUs

GPUs have become a staple technology in modern HPC and AI data centers. Read more…

At SC19: Developing a Digital Twin

December 11, 2019

In the not too distant future, we can expect to see our skies filled with unmanned aerial vehicles (UAVs) delivering packages, maybe even people, from location to location. In such a world, there will also be a digital twin for each UAV in the fleet: a virtual model that will follow the UAV through its existence, evolving with time. Read more…

By Aaron Dubrow

Focused on ‘Silicon TAM,’ Intel Puts Gary Patton, Former GlobalFoundries CTO, in Charge of Design Enablement

December 12, 2019

Change within Intel’s upper management – and to its company mission – has continued as a published report has disclosed that chip technology heavyweight G Read more…

By Doug Black

Quantum Bits: Rigetti Debuts New Gates, D-Wave Cuts NEC Deal, AWS Jumps into the Quantum Pool

December 12, 2019

There’s been flurry of significant news in the quantum computing world. Yesterday, Rigetti introduced a new family of gates that reduces circuit depth require Read more…

By John Russell

RPI Powers Up ‘AiMOS’ AI Supercomputer

December 11, 2019

Designed to push the frontiers of computing chip and systems performance optimized for AI workloads, an 8 petaflops (Linpack) IBM Power9-based supercomputer has Read more…

By Doug Black

At SC19: Developing a Digital Twin

December 11, 2019

In the not too distant future, we can expect to see our skies filled with unmanned aerial vehicles (UAVs) delivering packages, maybe even people, from location to location. In such a world, there will also be a digital twin for each UAV in the fleet: a virtual model that will follow the UAV through its existence, evolving with time. Read more…

By Aaron Dubrow

Intel’s Jim Clarke on its New Cryo-controller and why Intel isn’t Late to the Quantum Party

December 9, 2019

Intel today introduced the ‘first-of-its-kind’ cryo-controller chip for quantum computing and previewed a cryo-prober tool for characterizing quantum proces Read more…

By John Russell

On the Spack Track @SC19

December 5, 2019

At the annual supercomputing conference, SC19 in Denver, Colorado, there were Spack events each day of the conference. As a reflection of its grassroots heritage, nine sessions were planned by more than a dozen thought leaders from seven organizations, including three U.S. national Department of Energy (DOE) laboratories and Sylabs... Read more…

By Elizabeth Leake

Intel’s New Hyderabad Design Center Targets Exascale Era Technologies

December 3, 2019

Intel's Raja Koduri was in India this week to help launch a new 300,000 square foot design and engineering center in Hyderabad, which will focus on advanced com Read more…

By Tiffany Trader

AWS Debuts 7nm 2nd-Gen Graviton Arm Processor

December 3, 2019

The “x86 Big Bang,” in which market dominance of the venerable Intel CPU has exploded into fragments of processor options suited to varying workloads, has n Read more…

By Doug Black

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

SC19: IBM Changes Its HPC-AI Game Plan

November 25, 2019

It’s probably fair to say IBM is known for big bets. Summit supercomputer – a big win. Red Hat acquisition – looking like a big win. OpenPOWER and Power processors – jury’s out? At SC19, long-time IBMer Dave Turek sketched out a different kind of bet for Big Blue – a small ball strategy, if you’ll forgive the baseball analogy... Read more…

By John Russell

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Leading Solution Providers

SC 2019 Virtual Booth Video Tour

AMD
AMD
CEJN
CJEN
DDN
DDN
MELLANOX
MELLANOX
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
SIX NINES IT
SIX NINES IT
VERNE GLOBAL
VERNE GLOBAL
WEKAIO
WEKAIO

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU Read more…

By John Russell

IBM Opens Quantum Computing Center; Announces 53-Qubit Machine

September 19, 2019

Gauging progress in quantum computing is a tricky thing. IBM yesterday announced the opening of the IBM Quantum Computing Center in New York, with five 20-qubit Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This