On the Other Side of Moore’s Law

By Nicole Hemsoth

March 22, 2013

Stephen S. Pawlowski knows a thing or two about Moore’s Law. He joined Intel, the company co-founded by Gordon Moore, in 1982, and has seen the number of transistors its microprocessors hold double about 20 times since then—a factor of nearly three million. 
 
He has a keen sense of where these processors fit into the HPC. niche  He’s an Intel Senior Fellow, chief technology officer for the Datacenter and Connected Systems Group (DCSG), and general manager for the Intel Architecture Group and DCSG Pathfinding at Intel. He oversees architectural consistency across all of Intel’s architectures, and implements initiatives such as security and manageability across Intel Core and Intel Atom product lines.
 
Pawloski also been the director of the Corporate Technology Group’s Microprocessor Technology Lab, the same kind of position Moore had when he made his famous observation. 
 
At the International Supercomputing Conference (ISC’13) on June 18, he will give a keynote speech titled Moore’s Law 2020. It points out why Moore’s Law has been so influential in the past and why the new era of “Moore Squared” will shoot HPC into the exascale era and beyond.
 
In anticipation of that talk, HPCwire asked him a few questions about the future of Moore’s Law and the inexorable move toward exascale computing. 
 
HPCwire: What new software, hardware and integration features or products are needed to successfully reach exascale computing?
 
Stephen Pawlowski: The breakthroughs are in resiliency, scalability, programmability and power efficiency:  How to make systems robust against real time errors, how to have high performance interconnect that makes scaling to the dimensionality necessary for exascale tractable, and how to do all that is required at a fraction of the performance per watt we see today. These are the key questions.  
 
I don’t think these are new products, nor new features per se. They are improvements in the way existing products do their tasks.  This in itself is a great source of innovation. 
 
HPCwire: Sometimes it seems that exascale is a distant reality that keeps receding in to the future. How soon do you think we’ll get there and why?
 
Pawlowski: There will certainly be real world applications on exascale systems in this decade. Perhaps sooner.  Perhaps it’s destiny.  Burgelman wrote that “Strategy is Destiny,” and if that’s so, then many nations have strategies to remain ahead in the computation capability game.  
 
But I also think that Economics is Destiny.  The economic competitive imperative will drive industry to thirst for exascale capability, if not by the end of the decade, then very very soon there after.  
 
In 2024, there will be many dozens of exascale resources serving academic and commercial interests, and that will be just the tip of the iceberg.  The return on investment in computing looks very strong indeed for many years to come. That, as much as strategy, will cause the challenges at the heart of exascale to be brought to solution.  
 
HPCwire: What significant trends do you predict will emerge between ISC’13 and SC’13?
 
Pawlowski: In the next five months?  The industry doesn’t change that fast! The major inflections that are coming have been signaled by the participants for years.  I don’t think we’ll see any real major inflections in that time, but we will see those already-signaled changes start to become real.  
 
Specifically, we will see an increased interest in data analytics and other technologies that will make supercomputing computer science a more practical application for more engineers and scientists.  This will reinvigorate the technology of storage and networking systems, both in hardware and software.  
 
Certainly the funding agencies are signaling this by the merging of Big Data and Exascale initiatives.  HPC and Big Data live together to generate return on investment.  Computation without data is just telling us what we already should have known.  Data without computation is search.  Interesting, but it only touches the tip of the iceberg of insight. 
 
HPCwire: What can you tell us about your keynote?
 
Pawlowski: Moore’s law has been the heartbeat of the electronics industry for over 30 years.  In the technical computing industry, Moore’s law plays a part in enabling the largest supercomputers on the planet.  
 
But real applications require a balanced system, which requires applying the technology of Moore’s law to not only computation, but to managing the complexity of the system, the storage and the networking technology that comprise it.  
 
It’s the combination of these two Moore’s law functions that enables a growth rate in supercomputing that’s faster than Moore’s law and gives us confidence in achieving our objectives ahead. This combination also drives innovation into the hands of hundreds of thousands of engineers and scientists who use much smaller systems, but whose work is just as economically significant. 
 
HPCwire: Any other comments you’d like to add?
 
Pawlowski: I’m looking forward to coming to ISC again. It has been a while since I’ve attended this important worldwide gathering.  I look forward to the exchange of ideas that will help grow the industry.
Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This