Stacking Stairs Against the Memory Wall

By Nicole Hemsoth

April 2, 2013

Last year at Intel’s Developer Forum, the chipmaker unfurled a plan it cooked up with Micron to release “real” stacked memory into the world. The concept was too appealing to ignore—a potential solvent to dissolve the parallel DRAM performance and efficiency wall, not to mention backed by well-known vendors.

The need in the market isn’t easy to ignore either. With ever-mounting CPU advancements that promise superior performance, the blame for lousy delivery on those chip promises lies squarely on memory. Finding a way to refine how quickly, not to mention efficiently, memory can feed dashing CPUs is a priority–and its one that several vendors have been eyeing.

While Micron and Intel weren’t the first or only to propose clicking together 3D memory, the news cycle around the technology did heat up. Since then, several vendors have stacked their chips on the betting table, including NVIDIA with its recent Volta announcement.

Not long ago we sat down with former Cray scientist, Steve Scott, who is now CTO for the Tesla division at NVIDIA. During our chat, which went beyond GPU computing, we talked about the memory wall and how approaches like stacked DRAM are still “not ready for primetime.” He noted that the challenges of stacking memory are limited by some pure physics barriers—at least if users are going to see bandwidth in the arena of one terabyte per second, as it claims will be possible with its stacked solution by around 2015 with the rollout of their own spin on the stack, Volta.

Of course, not everyone agrees with the assertion that the approach isn’t ready for primetime, particularly those who have been pushing 3D memory concepts—and getting some sizable industry backing in the process. Count among that crowd veteran semiconductor giant, Micron, which is staking a portion of its future on being the foundational force behind ultra-dense stacked memory with its Hybrid Memory Cube.

Just as with other tech that promises to revolutionize performance and efficiency, stacked DRAM could put a big dent in the network and high performance computing side of the memory wall says Mike Black, who serves chief technology strategist for Micron’s Hybrid Memory Cube (HMC). Black helped spearhead an effort announced today that is set to standardize on this technology and make Micron, Samsung and its partners the rally point for the big takeoff they predict for the technology.

Sloughing off the assertion about the HMC not being ready for real production, the Hybrid Memory Consortium is out to bolster stacked memory via an open standard that a vendor community can build on. Supported by founding partner Samsung and a bevy of developers and adopters including Altera, IBM, ARM, Xilinx and others, the effort extended today to set a fresh global standard to bring the dense-memory approach into motion.

The team behind the standard has been working for close to two years to deliver on the final specifications for HMC interface standards. As Jim Elliot, VP of Memory Planning at Samsung said today, the ideal outcome is that “system designers and manufacturers will be able to get new green memory solutions that outperform other memory options offered today.”

As the group noted:

The achieved specification provides an advanced, short-reach (SR) and ultra short-reach (USR) interconnection across physical layers (PHYs) for applications requiring tightly coupled or close-proximity memory support for FPGAs, ASICs and ASSPs, such as high-performance networking, and test and measurement. The next goal for the consortium is to further advance standards designed to increase data rate speeds for SR from 10, 12.5 and 15Gb up to 28Gb. Speeds for USR interconnections will be driven from 10 up to 15Gb. The next level of specification is projected to gain consortium agreement by the first quarter of 2014.

For Micron and the partners they’ve rallied for the Hybrid Memory Cube Consortium (an effort they launched with Samsung), stacked memory is a current reality–and one that presents a viable production opportunity, not to mention a fifteen-fold boost per cube over standard approaches and stated 70% energy usage reduction per bit than average DDR3 DRAM.

And besides, notes Micron’s Black, there wasn’t a lot of value for a company like Micron to be floating around in niche offering territory. To lead in this still immature space they need the backing of a larger community of users, developers and vendors.

There is little doubt that there’s a wall to be scaled on performance and efficiency fronts when it comes to traditional approaches to DRAM, claims Black. The Hybrid Memory Cube technology that his company has led seeks to scale the wall via a memory architecture that matches a high-speed logic layer with a stack of through-silicon via (TSV) bonded memory die.

Micron points to the reality of this technology, noting that the stacked architecture has been shown to  do everything but wash the dishes by kicking out the slower parallel interfaces of current DDR3s to create shorter, more efficient pathways and using 90% less energy than current RDIMMs via the more dense memory approach.

In an effort to get a production-ready offering, Micron launched a demo platform a couple of years ago to vet out some of the challenges that come with trying to cobble together a heterogeneous package of DRAM and logic devices on the same slice.

Black said that when it came to addressing challenges during that test phase, the biggest hurdle was in the TSV technology itself—more specifically, making it viable and ready for mass production. “There was a lot of physics and learning as we developed from that point,” he noted. “We had to ask what was missing, how small in diameter is it possible to make a TSV, what’s the best conductive material, how to negotiate the radio between the TSV diameter and the aspect ratio of the thickness of the silicon wafer—more learning had to happen as we kept stacking.”

Micron sees a day on the horizon when they’ll be able to stack beyond the four and eight-high DRAM units that are a current possibility. When they release this fall, they’ll be able to offer 160 gigabits of bandwidth—so basically a terabit of bandwidth per cube. Of course, once users start blocking multiple cubes together it’s possible to further increase total bandwidth. By the 2016 point, Black says they’ll likely double the bandwidth they’re able to offer now.

Micron plans to start sampling their stacked DRAM device this fall and will ramp it into production in the first half of next year.

Related Articles

Volta Adds Charge to GPU Roadmap

MetaRAM Launches New Memory Technology

Penguin Pushes Envelope on Compute Density

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

InfiniBand Still Tops in Supercomputing

July 19, 2018

In the competitive global HPC landscape, system and processor vendors, nations and end user sites certainly get a lot of attention--deservedly so--but more than ever, the network plays a crucial role. While fast, perform Read more…

By Tiffany Trader

HPC for Life: Genomics, Brain Research, and Beyond

July 19, 2018

During the past few decades, the life sciences have witnessed one landmark discovery after another with the aid of HPC, paving the way toward a new era of personalized treatments based on an individual’s genetic makeup Read more…

By Warren Froelich

WCRP’s New Strategic Plan for Climate Research Highlights the Importance of HPC

July 19, 2018

As climate modeling increasingly leverages exascale computing and researchers warn of an impending computing gap in climate research, the World Climate Research Programme (WCRP) is developing its new Strategic Plan – and high-performance computing is slated to play a critical role. Read more…

By Oliver Peckham

HPE Extreme Performance Solutions

Introducing the First Integrated System Management Software for HPC Clusters from HPE

How do you manage your complex, growing cluster environments? Answer that big challenge with the new HPC cluster management solution: HPE Performance Cluster Manager. Read more…

IBM Accelerated Insights

Are Your Software Licenses Impeding Your Productivity?

In my previous article, Improving chip yield rates with cognitive manufacturing, I highlighted the costs associated with semiconductor manufacturing, and how cognitive methods can yield benefits in both design and manufacture.  Read more…

U.S. Exascale Computing Project Releases Software Technology Progress Report

July 19, 2018

As is often noted the race to exascale computing isn’t just about hardware. This week the U.S. Exascale Computing Project (ECP) released its latest Software Technology (ST) Capability Assessment Report detailing progress so far. Read more…

By John Russell

InfiniBand Still Tops in Supercomputing

July 19, 2018

In the competitive global HPC landscape, system and processor vendors, nations and end user sites certainly get a lot of attention--deservedly so--but more than Read more…

By Tiffany Trader

HPC for Life: Genomics, Brain Research, and Beyond

July 19, 2018

During the past few decades, the life sciences have witnessed one landmark discovery after another with the aid of HPC, paving the way toward a new era of perso Read more…

By Warren Froelich

D-Wave Breaks New Ground in Quantum Simulation

July 16, 2018

Last Friday D-Wave scientists and colleagues published work in Science which they say represents the first fulfillment of Richard Feynman’s 1982 notion that Read more…

By John Russell

AI Thought Leaders on Capitol Hill

July 14, 2018

On Thursday, July 12, the House Committee on Science, Space, and Technology heard from four academic and industry leaders – representatives from Berkeley Lab, Argonne Lab, GE Global Research and Carnegie Mellon University – on the opportunities springing from the intersection of machine learning and advanced-scale computing. Read more…

By Tiffany Trader

HPC Serves as a ‘Rosetta Stone’ for the Information Age

July 12, 2018

In an age defined and transformed by its data, several large-scale scientific instruments around the globe might be viewed as a ‘mother lode’ of precious data. With names seemingly created for a ‘techno-speak’ glossary, these interferometers, cyclotrons, sequencers, solenoids, satellite altimeters, and cryo-electron microscopes are churning out data in previously unthinkable and seemingly incomprehensible quantities -- billions, trillions and quadrillions of bits and bytes of electro-magnetic code. Read more…

By Warren Froelich

Tsinghua Powers Through ISC18 Field

July 10, 2018

Tsinghua University topped all other competitors at the ISC18 Student Cluster Competition with an overall score of 88.43 out of 100. This gives Tsinghua their s Read more…

By Dan Olds

HPE, EPFL Launch Blue Brain 5 Supercomputer

July 10, 2018

HPE and the Ecole Polytechnique Federale de Lausannne (EPFL) Blue Brain Project yesterday introduced Blue Brain 5, a new supercomputer built by HPE, which displ Read more…

By John Russell

Pumping New Life into HPC Clusters, the Case for Liquid Cooling

July 10, 2018

High Performance Computing (HPC) faces some daunting challenges in the coming years as traditional, industry-standard systems push the boundaries of data center Read more…

By Scott Tease

Leading Solution Providers

SC17 Booth Video Tours Playlist

Altair @ SC17

Altair

AMD @ SC17

AMD

ASRock Rack @ SC17

ASRock Rack

CEJN @ SC17

CEJN

DDN Storage @ SC17

DDN Storage

Huawei @ SC17

Huawei

IBM @ SC17

IBM

IBM Power Systems @ SC17

IBM Power Systems

Intel @ SC17

Intel

Lenovo @ SC17

Lenovo

Mellanox Technologies @ SC17

Mellanox Technologies

Microsoft @ SC17

Microsoft

Penguin Computing @ SC17

Penguin Computing

Pure Storage @ SC17

Pure Storage

Supericro @ SC17

Supericro

Tyan @ SC17

Tyan

Univa @ SC17

Univa

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This