On the Verge of Cloud 2.0

By Tiffany Trader

April 26, 2013

Last week Mellanox debuted a new network interconnect adapter, ConnectX-3 Pro. Like the ConnectX-3 architecture that it is based on, this multi-protocol device supports InfiniBand and Ethernet connectivity, but its big advantage is providing hardware offloads for overlay networks commonly used in cloud infrastructures.

In fact, Mellanox is framing this new card as the world’s first cloud offload interconnect solution. According to Gilad Shainer, Mellanox vice president of marketing, the upgraded device is poised to unlock cloud’s potential.

From Cloud 1.0 to 2.0

The origins of cloud can be traced to the 1960s when organizations like IBM began to offer technology-based services via mainframes, largely considered the forerunner to today’s Software as a Service. In the 80s personal computers began to emerge that combined hardware and software in an easy-to-use form factor, bringing the benefits of computing to non-technical users. From the late 90s into the new millennium, companies such as Salesforce and Amazon.com brought Internet-enabled services to the masses. And in 2009, Google broke from decades of tradition by providing an alternative to on-premise enterprise apps. This is the pinnacle of Cloud 1.0. The era is characterized by small-scale clouds and virtualization, notes Shainer.

At the transition point between Cloud 1.0 and 2.0, private clouds start replacing legacy enterprise datacenters and there are more public clouds being built for small-scale usage. The Cloud 2.0 era is marked by the movement toward truly scalable clouds, according to Shainer, and this is driving the development of overlay technologies, such as NVGRE and VXLAN.

Unlocking the Promise

The underlying technology that enables enterprise cloud computing is virtualization. It allows administrators to run multiple virtualized machines on the same physical server, and that allows the physical server to be used by multiple users, each with its own virtual machine. This sets the stage for clouds that can provide services to multiple users. The promise of cloud computing is massive scalability, the ability to build multiple datacenters all over the world, and link them together to offer services of compute and storage that end users can leverage from anywhere. The end user doesn’t care where the resources provide. But cloud sizes have been limited by the application isolation technology that is used to keep data safe: VLANs.

The problem is that historically, the interconnect infrastructure could only support 4,000 VLANs, limiting the number of tenants and applications. This also limits resource mobility, because for a user to put data in more than one location requires additional VLANs, hence applications are relegated to a single location to save on resources.

“In this situation, the full promise of the cloud is limited, and that is what we call Cloud 1.0,” says Shainer. “If I really want to achieve the full promise of cloud, that means enabling unlimited scale, so I can build any number of datacenters around the world wherever I want and have availability of resources between the datacenters. This is Cloud 2.0.”

Next >> Overlay Networks

Overlay Networks

One of the underlying technologies of Cloud 2.0 in Shainer’s view is the overlay network (aka tunneling), which has been driven by two vendors: VMware – which created VXLAN – and Microsoft – which created NVGRE. One is for the VMware environment and the other is for Windows, but they do basically the same thing. Both solutions create “floating” virtual domains on top of a datacenter interconnect, which decouples the workload’s location from its network address. The virtual connection makes disparate resources appear to be in the same network, which then allows applications to run anywhere and to receive real-time resources as needed.

But there is no free lunch; the downside of abstraction is a degradation of performance. Until now, the use of overlay networks has been limited due to the high CPU overhead imposed on cloud resources. The technique prevents many of the traditional offload capabilities (checksum, TSO) from being carried out at the NIC. The performance of the cloud suffers: latency is higher, bandwidth is reduced.

Mellanox believes it’s found the solution to this dilemma. ConnectX-3 Pro implements these overlay technologies within the interconnect hardware itself. This allows datacenter operators to decouple the overlay network layer from the physical NIC, which brings performance back to native levels. The result is that clouds can take advantage of virtually unlimited scalability and resource mobility without the CPU overhead.

Because the offload engine enables the cloud infrastructure to support more users (and more applications), it follows that the cost per application will likewise decrease and ROI will increase.

According to Shainer, there are three main elements to Cloud 2.0: overlay networks, interconnect offload engines, and Open Platforms (Open Ethernet, and software-defined networking). And yes, Mellanox is involved in all three.

The company is not ready to release hard metrics on the benefits of interconnect offloading, but says more information will be available in the coming weeks. Asked to offer his best estimate, Shainer reported that the technology is reducing overheads to virtually none.

The adapters debuted last week and are already shipping. Pricing is dynamic and quantity-dependent, but the MSRP is between $700-$1,000.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This