OpenCL: Free Your GPU… and the rest of your system too!

By Nicole Hemsoth

May 6, 2013

For the uninitiated, OpenCL may just seem like a tool for accessing GPUs in a portable manner, an alternative to CUDA that works for ATI cards.  This view of OpenCL is a vast oversimplification.  The truth is that OpenCL offers a rich set of features that will provide the infrastructure needed for application developers to fully utilize an increasingly heterogeneous hardware future.  In this article, we will consider how OpenCL can address some of the coming challenges, and what the OpenCL community is doing to insure that there is a vibrant ecosystem of support, as more and more users turn to OpenCL from vendor-locked solutions.

By now, we’ve all heard of the power wall, and we know that the only way to climb over it is parallelism.  Data-level parallelism (think GPUs) was the first technology to make a mark in the new computing age.  Employing very uniform work units, data-parallel implementations have achieved noteworthy performance gains for many scientific algorithms, and OpenCL certainly has support for this model.

However, this is not the end of the story.  As CPU vendors seek to adapt their architectures to the new parallel reality (and GPU vendors evolve theirs), alternate ideas about how to expose and exploit parallelism within a program are surfacing.  These designs seek to mitigate performance limitations for algorithms where the majority of the work does not fit neatly into non-divergent units of execution.

One such approach is to take a multicore architecture and scale it, providing increased resources for task-parallel workloads.  An example of this is the Intel Xeon Phi architecture, released in 2012.  Sharing similarities with CPUs and GPUs, the Xeon Phi programming model requires a little bit of both.  Like a CPU, the Xeon Phi prefers somewhat longer persistence from a work item, so that its caching scheme can work efficiently to hide memory access latency.  At the same time, the Xeon Phi offers many more units of execution than traditional SMP implementations are designed to handle.  For many applications, there is likely a good balance to be found that combines both data and task-parallelism, and fortunately for developers, Intel has provided OpenCL support for their entire processor line, including Xeon Phi and embedded graphics.  As an example of why this is beneficial, OpenCL has no problem expressing local accumulations, with or without blocked memory access, and its interface for managing work groups is sufficient for any level of data-parallel execution.  These features make it possible to seamlessly integrate mixed programming models that reflect the hybrid characteristics of the Xeon Phi hardware.

A third hardware strategy that has already been widely deployed, but not yet fully utilized (and often not even recognized) is the heterogeneous system-on-a-chip (SoC).  Founded with the now-extinct IBM Cell, and combining so-called latency-optimized cores (think CPU) with throughput-optimized cores (GPU), heterogeneous architectures attempt to provide the best of both worlds, albeit on separate parts of the die.  If you are reading this article on a mobile computing device, or a late model laptop or desktop, chances are that you already have a heterogeneous chip at your disposal: Apple A Series, NVIDIA Tegra, AMD Fusion, Qualcomm Snapdragon, and Intel Ivybridge are all heterogeneous.  Some of these chips are even likely to find their way onto the next generation of supercomputers.  If this is the case, and unless you are explicitly utilizing these resources, they can be an energy drain on your system with no benefit.  OpenCL makes the full potential of heterogeneous architectures available to the developer.

A final evolving hardware strategy that should be mentioned is the Field Programmable Gate Array (FPGA).  Few general-purpose processing architectures can compete with the energy efficiency of a custom circuit.  Sadly, very few developers are prepared to invest the time and effort needed to learn VHDL or Verilog to turn their ideas into a working core.  One very novel application of OpenCL seeks to remove this barrier by creating FPGA firmware from kernels written in the OpenCL C programming language.  The Altera Corporation (maker of the Stratix V architecture) has released the Altera SDK for OpenCL.  Using this set of tools, developers can generate custom hardware, tailor-made for their specific application.  This frees the application developer from the tedium of a job better left to electrical engineers, and, at the same time, opens a fascinating world of possibilities.

All of the hardware trends we have discussed, taken together, present significant challenges for any vendor-specific toolchain.  Consider the programming model for a system with a heterogeneous host processor, augmented with a discrete accelerator (GPU or other).  Efficient utilization of these resources will require the ability to tightly integrate both data-parallel and task-parallel work, along with data motion between the various compute units.  Do we really want to rely on a clumsy vendor-specific patchwork of tools to meet this challenge?  Imagine now that you must also support a similarly provisioned system but built from a different set of architectures.  How many versions of your code would you have to write?  How many man-years might you need for such a task?

With OpenCL, implementing such a model is straightforward.  This is because OpenCL is a natural reflection of the competing hardware architectures on which it is designed to run.  OpenCL accommodates each of the above architectures, and, by design, has no trouble in accommodating all of them together.  Being an open standard, new vendors are able to join the OpenCL dialogue, insuring that OpenCL will be able to support future hardware developments, regardless of what direction they may take.  Additionally, with its support for custom devices, OpenCL offers the flexibility to incorporate system resources that do not fit the current notion of a compute device, opening opportunities for integration of DSPs or internally developed ASICs.

Much of the FUD (fear, uncertainty and doubt) directed at OpenCL has focused on the mantra that OpenCL may be portable but not portably performant.  This is an attempt to divert the discussion from the real issue.  Clearly, all hardware is not the same, and no single approach to expressing a parallel algorithm can be optimal across the wide variety of architectures that are currently available.  This is not the point of OpenCL.  The true power of OpenCL is that it provides the infrastructure that allows us to target different combinations of hardware within a single framework.  OpenCL frees us from the old scenario where developers must use an ad hoc combination of interfaces to support multiple architectures.  True, we may need to write a new version of our kernel to get the best performance on Architecture A, but isn’t this what we actually want?  With OpenCL, developers can easily switch between different kernel implementations, execution topologies and memory model interpretations.  This flexibility is at the core of the OpenCL philosophy.  So, to the OpenCL detractors: A toad may criticize the way that a bird flaps its wings, but only to distract us from the fact that the toad cannot fly.

One thing that has thus far been missing from OpenCL is a formal organization for its users.  To remedy this, some of the primary advocates of OpenCL have organized a new user group.  Since OpenCL is about computing portability, this new group is aptly named Comportability.  Established as a non-profit corporation, Comportability is an open forum for all things related to OpenCL.  Membership is free.  Individuals are invited to participate in discussions, upload software and take part in the annual workshop.  Institutions and vendors may join as voting members, and are invited to form regional chapters, which are encouraged to host future meetings and workshops.

The 1st International Workshop on OpenCL (IWOCL), the annual meeting of the Comportability user group will take place May 13-14, 2013 at the Technology Square Research Building (TSRB) at the Georgia Institute of Technology in Atlanta, Georgia.  Registration for this event is open and the program is on-line.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

Xilinx Says Its New FPGA is World’s Largest

August 21, 2019

In this age of exploding “technology disaggregation” – in which the Big Bang emanating from the Intel x86 CPU has produced significant advances in CPU chips and a raft of alternative, accelerated architectures... Read more…

By Doug Black

Supercomputers Generate Universes to Illuminate Galactic Formation

August 20, 2019

With advanced imaging and satellite technologies, it’s easier than ever to see a galaxy – but understanding how they form (a process that can take billions of years) is a different story. Now, a team of researchers f Read more…

By Oliver Peckham

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Singularity Moves Up the Container Value Chain

August 20, 2019

The enterprise version of the Singularity HPC container platform released this week by Sylabs is designed to allow users to create, secure and share the high-end containers in self-hosted production deployments. The e Read more…

By George Leopold

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Inter Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This