OpenCL: Free Your GPU… and the rest of your system too!

By Nicole Hemsoth

May 6, 2013

For the uninitiated, OpenCL may just seem like a tool for accessing GPUs in a portable manner, an alternative to CUDA that works for ATI cards.  This view of OpenCL is a vast oversimplification.  The truth is that OpenCL offers a rich set of features that will provide the infrastructure needed for application developers to fully utilize an increasingly heterogeneous hardware future.  In this article, we will consider how OpenCL can address some of the coming challenges, and what the OpenCL community is doing to insure that there is a vibrant ecosystem of support, as more and more users turn to OpenCL from vendor-locked solutions.

By now, we’ve all heard of the power wall, and we know that the only way to climb over it is parallelism.  Data-level parallelism (think GPUs) was the first technology to make a mark in the new computing age.  Employing very uniform work units, data-parallel implementations have achieved noteworthy performance gains for many scientific algorithms, and OpenCL certainly has support for this model.

However, this is not the end of the story.  As CPU vendors seek to adapt their architectures to the new parallel reality (and GPU vendors evolve theirs), alternate ideas about how to expose and exploit parallelism within a program are surfacing.  These designs seek to mitigate performance limitations for algorithms where the majority of the work does not fit neatly into non-divergent units of execution.

One such approach is to take a multicore architecture and scale it, providing increased resources for task-parallel workloads.  An example of this is the Intel Xeon Phi architecture, released in 2012.  Sharing similarities with CPUs and GPUs, the Xeon Phi programming model requires a little bit of both.  Like a CPU, the Xeon Phi prefers somewhat longer persistence from a work item, so that its caching scheme can work efficiently to hide memory access latency.  At the same time, the Xeon Phi offers many more units of execution than traditional SMP implementations are designed to handle.  For many applications, there is likely a good balance to be found that combines both data and task-parallelism, and fortunately for developers, Intel has provided OpenCL support for their entire processor line, including Xeon Phi and embedded graphics.  As an example of why this is beneficial, OpenCL has no problem expressing local accumulations, with or without blocked memory access, and its interface for managing work groups is sufficient for any level of data-parallel execution.  These features make it possible to seamlessly integrate mixed programming models that reflect the hybrid characteristics of the Xeon Phi hardware.

A third hardware strategy that has already been widely deployed, but not yet fully utilized (and often not even recognized) is the heterogeneous system-on-a-chip (SoC).  Founded with the now-extinct IBM Cell, and combining so-called latency-optimized cores (think CPU) with throughput-optimized cores (GPU), heterogeneous architectures attempt to provide the best of both worlds, albeit on separate parts of the die.  If you are reading this article on a mobile computing device, or a late model laptop or desktop, chances are that you already have a heterogeneous chip at your disposal: Apple A Series, NVIDIA Tegra, AMD Fusion, Qualcomm Snapdragon, and Intel Ivybridge are all heterogeneous.  Some of these chips are even likely to find their way onto the next generation of supercomputers.  If this is the case, and unless you are explicitly utilizing these resources, they can be an energy drain on your system with no benefit.  OpenCL makes the full potential of heterogeneous architectures available to the developer.

A final evolving hardware strategy that should be mentioned is the Field Programmable Gate Array (FPGA).  Few general-purpose processing architectures can compete with the energy efficiency of a custom circuit.  Sadly, very few developers are prepared to invest the time and effort needed to learn VHDL or Verilog to turn their ideas into a working core.  One very novel application of OpenCL seeks to remove this barrier by creating FPGA firmware from kernels written in the OpenCL C programming language.  The Altera Corporation (maker of the Stratix V architecture) has released the Altera SDK for OpenCL.  Using this set of tools, developers can generate custom hardware, tailor-made for their specific application.  This frees the application developer from the tedium of a job better left to electrical engineers, and, at the same time, opens a fascinating world of possibilities.

All of the hardware trends we have discussed, taken together, present significant challenges for any vendor-specific toolchain.  Consider the programming model for a system with a heterogeneous host processor, augmented with a discrete accelerator (GPU or other).  Efficient utilization of these resources will require the ability to tightly integrate both data-parallel and task-parallel work, along with data motion between the various compute units.  Do we really want to rely on a clumsy vendor-specific patchwork of tools to meet this challenge?  Imagine now that you must also support a similarly provisioned system but built from a different set of architectures.  How many versions of your code would you have to write?  How many man-years might you need for such a task?

With OpenCL, implementing such a model is straightforward.  This is because OpenCL is a natural reflection of the competing hardware architectures on which it is designed to run.  OpenCL accommodates each of the above architectures, and, by design, has no trouble in accommodating all of them together.  Being an open standard, new vendors are able to join the OpenCL dialogue, insuring that OpenCL will be able to support future hardware developments, regardless of what direction they may take.  Additionally, with its support for custom devices, OpenCL offers the flexibility to incorporate system resources that do not fit the current notion of a compute device, opening opportunities for integration of DSPs or internally developed ASICs.

Much of the FUD (fear, uncertainty and doubt) directed at OpenCL has focused on the mantra that OpenCL may be portable but not portably performant.  This is an attempt to divert the discussion from the real issue.  Clearly, all hardware is not the same, and no single approach to expressing a parallel algorithm can be optimal across the wide variety of architectures that are currently available.  This is not the point of OpenCL.  The true power of OpenCL is that it provides the infrastructure that allows us to target different combinations of hardware within a single framework.  OpenCL frees us from the old scenario where developers must use an ad hoc combination of interfaces to support multiple architectures.  True, we may need to write a new version of our kernel to get the best performance on Architecture A, but isn’t this what we actually want?  With OpenCL, developers can easily switch between different kernel implementations, execution topologies and memory model interpretations.  This flexibility is at the core of the OpenCL philosophy.  So, to the OpenCL detractors: A toad may criticize the way that a bird flaps its wings, but only to distract us from the fact that the toad cannot fly.

One thing that has thus far been missing from OpenCL is a formal organization for its users.  To remedy this, some of the primary advocates of OpenCL have organized a new user group.  Since OpenCL is about computing portability, this new group is aptly named Comportability.  Established as a non-profit corporation, Comportability is an open forum for all things related to OpenCL.  Membership is free.  Individuals are invited to participate in discussions, upload software and take part in the annual workshop.  Institutions and vendors may join as voting members, and are invited to form regional chapters, which are encouraged to host future meetings and workshops.

The 1st International Workshop on OpenCL (IWOCL), the annual meeting of the Comportability user group will take place May 13-14, 2013 at the Technology Square Research Building (TSRB) at the Georgia Institute of Technology in Atlanta, Georgia.  Registration for this event is open and the program is on-line.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire