Exterminating at Extreme Scale

By Nicole Hemsoth

May 7, 2013

Since the first bug was eradicated from a Mark II system at Harvard in 1940s (an actual moth wedged in a relay, which drove the machine to a standstill) system exterminators have faced a constant spray of challenges. Nodes continue to reproduce, architectures alter, and application demands climb ever-higher walls.  

This all means it’s getting tougher for code exterminators to reproduce and track down the bugs across many thousands of cores. Further, many pre-petascale debuggers weren’t able to efficiently relay information about the health of the entire application, allowing a small portal to see one process at a time, despite the fact that hundreds were being debugged alongside.

Throw  coprocessors and accelerators into the mix and it seems there’s a perfect storm brewing for a total rethink in more efficient, scalable bug-zapping—especially with the spectre of exascale in the distance.

According to David Lecomber, co-founder and COO of HPC debugging company, Allinea, the scale and complexity of systems it’s been working with, including Titan and Blue Waters, required new approaches to tackle larger node counts. More pressing and complex, however, is the increased heterogeneity. For top-tier machines like these, he says, scale and core diversity are critical–but at the heart of all of their work is improving debugging speed. The company has targeted all of these areas as it’s worked alongside Oak Ridge National Lab, NCSA, and others aiming for extreme scale computing targets, refining its ability to show thousands of processes in one, full view for more effective bug stomping.

In the “moth-plucking” days of debugging, before visually-oriented, multi-process, scalable approaches, every single node in a cluster had to directly connect to where the user was sitting. Naturally, as node counts climbed, the workstations were quickly overloaded, meaning users could only handle at most several hundred or a thousand cores. Debugging was a necessary, clunky of evil—one that wouldn’t hold up to the demands of core counts in the hundreds of thousands, and even if it could keep up, it would slow to a crawl.

Lecomber touts his company’s role in reshaping that long-standing trend via Allinea’s DDT, which offered a UI that could paint the whole landscape of an application, letting users “visualize and compare 200,000 processes as simply as two.” Their work at massive scale recently started in earnest with Jaguar via their work with Oak Ridge, before wading into Blue Waters or battling the Titan. He claims that despite the scale, the speed was emphasized—to the point that Allinea could handle even higher node counts in anything we’re set to see soon. He said that the time to debug using the old node-connected approach was in the minutes, but they’ve been able to trim this process down to seconds.

During the company’s early work with Jaguar, and later Titan, Oak Ridge had a couple of problems, including limitations with the traditional printfs debugging approach to find bugs, followed by adding GPUs into the mix. Oak Ridge’s Tools Project Technical Officer, Joshua Ladd said that the ability to see every process in a parallel job allowed the lab to remove the debugging hassles and speed time to result.

And on the GPU front, the lab wanted researchers to take advantage of Titan’s accelerators but they needed more powerful tools that could attack those more complicated bugs. Further, Oak Ridge was able to harness DDT on Jaguar to debug an open source implementation of MPI at a half-million lines of code across a maximum of 225,000 cores.

Scale aside, as noted, the true challenges relate to the increasing heterogeneity of ever-larger systems. Lecomber said that a lot of work went on behind the scenes to get DDT primed for GPUs and coprocessors, and he expects such challenges are going to persist during the exascale climb. They’ve already done a great deal of work on accelerators and recently looked to address challenges on Xeon Phi, as detailed below.

Beyond new architectures, Allinea is focusing on combining advanced debugging and performance tools so users will be able to better visualize the performance of their applications. In other words, having a petascale machine isn’t incredibly useful if you can’t take advantage of that power—just as computing the fastest wrong answer won’t work either.

When it comes to exascale, and even petascale at this point, “the real gaps are in the tools area, the people writing applications for these large machines need to be able to do performance profiling in a similar way as they handle debugging—visually and with emphasis on speed,” he said. Their MPI profiler, called MAP, highlights lines of code that executed the slowest to demo what happened during the run in a format that will be familiar to those who already use DDT.

While we generally hear about HPC debuggers in the context of national labs, petascale systems are proliferating in the commercial spaces as well, necessitating enterprise-grade, extreme-scale extermination. Lecomber says that companies they work with, several of which are in the oil and gas and engineering arenas, are adopting similarly-sized systems that present mission-critical challenges. Simulating the performance and safety of an engine, for instance, can have devastating results if not done correctly or at best, can result in expensive runtime waste.

Aside from their academic affiliations and work in oil and gas and other key commercial areas, Allinea is working closely with the European Collaborative Research into Exascale Systemware, Tools and Applications (CRESTA) to identify what these future systems will look like and how tool vendors and application artists will need to rework their approaches. Lecomber says this also involves collaboration with system designers, processor-makers and other vendors to make sure the exascale research food chain is aligned.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale companies and their embrace of AI and deep learning – tha Read more…

By Doug Black

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network designed to emulate and compete with the human brain. In thi Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big data and artificial intelligence software to its top-of-the-l Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “global” launch event in Austin TX. In many ways it was a fu Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it, analysts and journalists want to report on it. Deep learni Read more…

By Doug Black

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it Read more…

By Doug Black

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" processors. The infrastructure is based on the 68-core Intel Knights Landing processor with integrated Omni-Path fabric (the 7250F Xeon Phi). Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This