Exterminating at Extreme Scale

By Nicole Hemsoth

May 7, 2013

Since the first bug was eradicated from a Mark II system at Harvard in 1940s (an actual moth wedged in a relay, which drove the machine to a standstill) system exterminators have faced a constant spray of challenges. Nodes continue to reproduce, architectures alter, and application demands climb ever-higher walls.  

This all means it’s getting tougher for code exterminators to reproduce and track down the bugs across many thousands of cores. Further, many pre-petascale debuggers weren’t able to efficiently relay information about the health of the entire application, allowing a small portal to see one process at a time, despite the fact that hundreds were being debugged alongside.

Throw  coprocessors and accelerators into the mix and it seems there’s a perfect storm brewing for a total rethink in more efficient, scalable bug-zapping—especially with the spectre of exascale in the distance.

According to David Lecomber, co-founder and COO of HPC debugging company, Allinea, the scale and complexity of systems it’s been working with, including Titan and Blue Waters, required new approaches to tackle larger node counts. More pressing and complex, however, is the increased heterogeneity. For top-tier machines like these, he says, scale and core diversity are critical–but at the heart of all of their work is improving debugging speed. The company has targeted all of these areas as it’s worked alongside Oak Ridge National Lab, NCSA, and others aiming for extreme scale computing targets, refining its ability to show thousands of processes in one, full view for more effective bug stomping.

In the “moth-plucking” days of debugging, before visually-oriented, multi-process, scalable approaches, every single node in a cluster had to directly connect to where the user was sitting. Naturally, as node counts climbed, the workstations were quickly overloaded, meaning users could only handle at most several hundred or a thousand cores. Debugging was a necessary, clunky of evil—one that wouldn’t hold up to the demands of core counts in the hundreds of thousands, and even if it could keep up, it would slow to a crawl.

Lecomber touts his company’s role in reshaping that long-standing trend via Allinea’s DDT, which offered a UI that could paint the whole landscape of an application, letting users “visualize and compare 200,000 processes as simply as two.” Their work at massive scale recently started in earnest with Jaguar via their work with Oak Ridge, before wading into Blue Waters or battling the Titan. He claims that despite the scale, the speed was emphasized—to the point that Allinea could handle even higher node counts in anything we’re set to see soon. He said that the time to debug using the old node-connected approach was in the minutes, but they’ve been able to trim this process down to seconds.

During the company’s early work with Jaguar, and later Titan, Oak Ridge had a couple of problems, including limitations with the traditional printfs debugging approach to find bugs, followed by adding GPUs into the mix. Oak Ridge’s Tools Project Technical Officer, Joshua Ladd said that the ability to see every process in a parallel job allowed the lab to remove the debugging hassles and speed time to result.

And on the GPU front, the lab wanted researchers to take advantage of Titan’s accelerators but they needed more powerful tools that could attack those more complicated bugs. Further, Oak Ridge was able to harness DDT on Jaguar to debug an open source implementation of MPI at a half-million lines of code across a maximum of 225,000 cores.

Scale aside, as noted, the true challenges relate to the increasing heterogeneity of ever-larger systems. Lecomber said that a lot of work went on behind the scenes to get DDT primed for GPUs and coprocessors, and he expects such challenges are going to persist during the exascale climb. They’ve already done a great deal of work on accelerators and recently looked to address challenges on Xeon Phi, as detailed below.

Beyond new architectures, Allinea is focusing on combining advanced debugging and performance tools so users will be able to better visualize the performance of their applications. In other words, having a petascale machine isn’t incredibly useful if you can’t take advantage of that power—just as computing the fastest wrong answer won’t work either.

When it comes to exascale, and even petascale at this point, “the real gaps are in the tools area, the people writing applications for these large machines need to be able to do performance profiling in a similar way as they handle debugging—visually and with emphasis on speed,” he said. Their MPI profiler, called MAP, highlights lines of code that executed the slowest to demo what happened during the run in a format that will be familiar to those who already use DDT.

While we generally hear about HPC debuggers in the context of national labs, petascale systems are proliferating in the commercial spaces as well, necessitating enterprise-grade, extreme-scale extermination. Lecomber says that companies they work with, several of which are in the oil and gas and engineering arenas, are adopting similarly-sized systems that present mission-critical challenges. Simulating the performance and safety of an engine, for instance, can have devastating results if not done correctly or at best, can result in expensive runtime waste.

Aside from their academic affiliations and work in oil and gas and other key commercial areas, Allinea is working closely with the European Collaborative Research into Exascale Systemware, Tools and Applications (CRESTA) to identify what these future systems will look like and how tool vendors and application artists will need to rework their approaches. Lecomber says this also involves collaboration with system designers, processor-makers and other vendors to make sure the exascale research food chain is aligned.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

2024 Winter Classic: Meet Team Morehouse

April 17, 2024

Morehouse College? The university is well-known for their long list of illustrious graduates, the rigor of their academics, and the quality of the instruction. They were one of the first schools to sign up for the Winter Read more…

MLCommons Launches New AI Safety Benchmark Initiative

April 16, 2024

MLCommons, organizer of the popular MLPerf benchmarking exercises (training and inference), is starting a new effort to benchmark AI Safety, one of the most pressing needs and hurdles to widespread AI adoption. The sudde Read more…

Quantinuum Reports 99.9% 2-Qubit Gate Fidelity, Caps Eventful 2 Months

April 16, 2024

March and April have been good months for Quantinuum, which today released a blog announcing the ion trap quantum computer specialist has achieved a 99.9% (three nines) two-qubit gate fidelity on its H1 system. The lates Read more…

Mystery Solved: Intel’s Former HPC Chief Now Running Software Engineering Group 

April 15, 2024

Last year, Jeff McVeigh, Intel's readily available leader of the high-performance computing group, suddenly went silent, with no interviews granted or appearances at press conferences.  It led to questions -- what's Read more…

Exciting Updates From Stanford HAI’s Seventh Annual AI Index Report

April 15, 2024

As the AI revolution marches on, it is vital to continually reassess how this technology is reshaping our world. To that end, researchers at Stanford’s Institute for Human-Centered AI (HAI) put out a yearly report to t Read more…

Crossing the Quantum Threshold: The Path to 10,000 Qubits

April 15, 2024

Editor’s Note: Why do qubit count and quality matter? What’s the difference between physical qubits and logical qubits? Quantum computer vendors toss these terms and numbers around as indicators of the strengths of t Read more…

MLCommons Launches New AI Safety Benchmark Initiative

April 16, 2024

MLCommons, organizer of the popular MLPerf benchmarking exercises (training and inference), is starting a new effort to benchmark AI Safety, one of the most pre Read more…

Exciting Updates From Stanford HAI’s Seventh Annual AI Index Report

April 15, 2024

As the AI revolution marches on, it is vital to continually reassess how this technology is reshaping our world. To that end, researchers at Stanford’s Instit Read more…

Intel’s Vision Advantage: Chips Are Available Off-the-Shelf

April 11, 2024

The chip market is facing a crisis: chip development is now concentrated in the hands of the few. A confluence of events this week reminded us how few chips Read more…

The VC View: Quantonation’s Deep Dive into Funding Quantum Start-ups

April 11, 2024

Yesterday Quantonation — which promotes itself as a one-of-a-kind venture capital (VC) company specializing in quantum science and deep physics  — announce Read more…

Nvidia’s GTC Is the New Intel IDF

April 9, 2024

After many years, Nvidia's GPU Technology Conference (GTC) was back in person and has become the conference for those who care about semiconductors and AI. I Read more…

Google Announces Homegrown ARM-based CPUs 

April 9, 2024

Google sprang a surprise at the ongoing Google Next Cloud conference by introducing its own ARM-based CPU called Axion, which will be offered to customers in it Read more…

Computational Chemistry Needs To Be Sustainable, Too

April 8, 2024

A diverse group of computational chemists is encouraging the research community to embrace a sustainable software ecosystem. That's the message behind a recent Read more…

Hyperion Research: Eleven HPC Predictions for 2024

April 4, 2024

HPCwire is happy to announce a new series with Hyperion Research  - a fact-based market research firm focusing on the HPC market. In addition to providing mark Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

Leading Solution Providers

Contributors

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Eyes on the Quantum Prize – D-Wave Says its Time is Now

January 30, 2024

Early quantum computing pioneer D-Wave again asserted – that at least for D-Wave – the commercial quantum era has begun. Speaking at its first in-person Ana Read more…

GenAI Having Major Impact on Data Culture, Survey Says

February 21, 2024

While 2023 was the year of GenAI, the adoption rates for GenAI did not match expectations. Most organizations are continuing to invest in GenAI but are yet to Read more…

Intel’s Xeon General Manager Talks about Server Chips 

January 2, 2024

Intel is talking data-center growth and is done digging graves for its dead enterprise products, including GPUs, storage, and networking products, which fell to Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire