Xyratex Targets Missing Middle with Scaled-Down ClusterStor 1500

By Nicole Hemsoth

May 9, 2013

The undisputed theme in this week’s HPC news cycle has revolved around bringing supercomputing tech to the midmarket, with announcements from the likes of Cray, which is scaling down one of its high-end systems to put it in the hands of the ever-elusive “missing middle” of potential users.

Add to the list of step-downs to the mid-range, Lustre-based storage company, Xyratex, which today announced a pared down version of its ClusterStor offering targeted at departmental-level HPC.

The ClusterStor 1500 is targeted at mid-range users with a fully integrated Lustre-based solution that Xyratex says will help puddle-jump acquisition hassles. The goal is to let time and TCO-conscious mini-HPC’ers scale linearly and free themselves from the limitations of NFS-based approaches.

We talked with Xyratex’s Senior VP of the ClusterStor line, Ken Claffey, who told us that there’s real value in the emerging market of smaller-scale HPC shops that have powerful x86 systems at their disposal. They are the most likely to face increasing bottlenecks with the current storage and file system rigs, but the least equipped to bring the expertise to uncork those problems.

Claffey admits that in the past, getting these “departmental” level users to take a shine to Lustre would have been a challenge, but he says that it’s mature, stable and has been thoroughly validated to work stably at a terabyte per second. He pointed to the recent successes of the file system’s ability to float on the flood of Blue Waters as proof, noting that this mid-market approach is the same system scaled down to fit into smaller budgets and talent pools. He notes that while in the past, smaller-scale simulation users might have been wary of Lustre’s appeal, current performance possibilities on the horizon are making it harder to ignore.

Again, it all boils down to a matter of priorities for these shops—a gigabyte per second would be fantastic, but at what cost if they were to just roll their own versus tear into a pre-packaged performance present with a Lustreous bow?

Xyratex is filing this market under a loose categorization of x86 boxes ranking in the 16 to 128 node range. This is a rather wide swath of users who, according to Claffey, have been pushing the limits of mainstream, simple NFS-based approaches on time-critical simulations. The problem is, the performance-enhanced alternative of using a parallel file system (Lustre, GPFS, etc) requires a host of integration, hardware purchase, and other steps on the RAID and metadata side, in addition to expertise and ongoing maintenance and management. This leads to a rather high TCO and a subsequent demand from users to deliver a pre-packaged set that just gets the job done without the piecemeal hacking and stacking.

As Claffey explained, at the midrange level, users face a major challenge when it comes to building their own storage systems, especially when they need to keep up with performance possibilities in the face of actual time-to-market demands. Their storage systems need to be scalable on the backend to deliver the kind of I/O performance that’s waiting in the wings for the right configuration. “Many of these users are just concerned with getting their problem solved—they don’t want a complex storage infrastructure and can’t hire PhDs to get them running. Further, they don’t have weeks or months to built it—they need something off the shelf that can be quickly integrated.”

 “Architecturally, it’s easy to scale out a cluster on the compute side, but when users want to scale the performance of their applications, it’s not possible with NFS because one can’t add new nodes in a single name space. With Lustre, you can linearly scale by adding more storage nodes at the backend and thus you can scale x86-based storage capability so that you’re left with a balanced and optimized system.”

More specifically, instead of buying independent servers, HA RAID subsystems and then cobbling it together on the file system, operating system, data protection and other software fronts, users can look a tight 2U or 4U package for less hardware and software hassles. Again, not a new concept by any means—but it might signal bigger things for Lustre’s adoption in the wake of this growing subset of HPC users.

All of the mid-market push to bring Lustre to new groups overlaps with the roadmap Xyratex is driving along with OpenSFS, EOFS and other groups who are pushing adoption and expansion of the file system.

For the curious, here are some specs on the new offering—

  • Architecture that blends server, network and storage platforms, which used to have their own separate software layers into a single integrated, modular, scale-out storage building block. The goal is to open both performance and capacity while reducing administrative overhead.
  • The reported ability to scale performance from 1.25GB/s to 110GB/s and raw capacity from 42TB to 7.3PB.
  • Xyratex says this is about deployment in hours, not weeks, allowing users to be productive and realize the value from their investment immediately.
  • Support, including assistance with setup, installation and performance optimization.
  • ClusterStor Manager, which consolidates management of the entire storage cluster infrastructure, RAID data protection layer, operating system and Lustre into a single UI. 

Related Articles

How to Deploy Storage to Better Compete in Today’s Economy

New OpenSFS Rep on the Future of Lustre

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This