“No Exascale for You!” An Interview with Berkeley Lab’s Horst Simon

By Nicole Hemsoth

May 15, 2013

Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.

Twice during the week of May 6, Simon gave back-to-back presentations of a new talk on “Why We Need Exascale and Why We Won’t Get There by 2020.” Not only was the talk a hit with conference attendees, but it also made its way onto Slashdot. In this HPCwire exclusive, Simon talks about his presentation with Jon Bashor of Berkeley Lab.

Simon is well positioned to discuss the path to exascale. An internationally recognized expert in computer science and applied mathematics, he joined Berkeley Lab in 1996 as director of the newly formed National Energy Research Scientific Computing Center (NERSC), and was one of the key architects in establishing NERSC at its new location in Berkeley. Under his leadership NERSC enabled important discoveries for research in fields ranging from global climate modeling to astrophysics. Simon was also the founding director of Berkeley Lab’s Computational Research Division, which conducts applied research and development in computer science, computational science, and applied mathematics.

In his prior role as Associate Lab Director for Computing Sciences, Simon helped to establish Berkeley Lab as a world leader in providing supercomputing resources to support research across a wide spectrum of scientific disciplines. Simon’s research interests are in the development of sparse matrix algorithms, algorithms for large-scale eigenvalue problems, and domain decomposition algorithms for unstructured domains for parallel processing. His algorithm research efforts were honored with the 1988 and the 2009 Gordon Bell Prize for parallel processing research. He was also member of the NASA team that developed the NAS Parallel Benchmarks, a widely used standard for evaluating the performance of massively parallel systems. He is co-editor of the twice-yearly TOP500 list that tracks the most powerful supercomputers worldwide, as well as related architecture and technology trends.

Question: On two consecutive days in early May, you gave a talk on “Why we need Exascale and why we won’t get there by 2020,” first at the IEEE Optical Interconnects meeting in Santa Fe and then at the Cray User Group meeting in Napa. What’s your thinking that led to the presentation?

Horst Simon: Well, everybody is talking about Exascale these days. Petaflop/s systems are firmly established in the HPC ecosystem and people are looking ahead to when we will see an exaflops/s machine. My position is that the methods we have been using to predict when we cross certain thresholds, like teraflop/s and petaflop/s no longer apply.

Q: Why not?

Simon: The TOP500 List, of which I am one of four editors, is marking its 20th anniversary as the chronicler of HPC performance. When it was started 20 years ago, the technology was transitioning from vector systems to massively parallel processing systems, or MPP. Now, back then “massively parallel” referred to machines with 64, 128 or even 256 CPUs. The TOP500 list was created to help understand this transition and to define what was a “supercomputer.”

If you look at the growth curve of performance over those 20 years, it is clearly influenced by Moore’s Law and parallelism. It’s not a surprising trajectory and if in 1992 someone said the first teraflop/s system would appear by such-and-such a date, they had a good chance of being correct. But we can’t say that for the next eight to 10 years. For one thing, it’s not clear what architecture will get us to exascale. Many look at the performance growth that is clearly visible over the last 20 years on the TOP500 list, and then just simply extend the straight line from today for another 10 or 12 years. This “straight line” extrapolation thinking is wrong. I think that the computing world faces a fundamental technology transition that will disrupt this simple extrapolation.

Q: How do current architectures fit into the picture?

Simon: We are currently following three different paths, each of which claims one of the top three slots on the latest TOP500 list.

The multicore path is built around high-end CPUs, such at Intel’s x86, SPARC and IBM’s Power 7. The Manycore/embedded approach uses many simpler, low power cores from embedded systems. Finally, there is the GPU/accelerator path using highly specialized processors from the gaming/graphics market space, such as NVIDIA’s Fermi, the Cell processor and Intel’s Xeon Phi (MIC).

Titan, the No. 1 system at Oak Ridge, uses the GPU/accelerator approach. The manycore embedded processor path has led to Blue Gene, which is as No. 2. And the K computer, using SPARC CPUs, is at No. 3.

One way to look at the race to exascale is as a swim meet. There are three swim lanes, each heading toward the same goal. But who do you bet on to win the race? If you choose too soon, your users cannot follow you. If you choose too late, you fall behind on the performance curve. And if you choose incorrectly, your users face multiple disruptive changes in the technology they rely on.

For the three swim lanes, the multicore path could hit a dead end, as seen by IBM’s cancellation of its contract for Blue Waters. Is this an indication that multicore with complex cores is nearing the end of the line? In the embedded lane, Blue Gene is the last of the line. Will there be any more large-scale embedded multicore machines? And with GPU/accelerators, Intel bought Cray’s interconnect technology and WhamCloud. Will Intel develop complete systems?

I’m willing to bet that by 2015, all top 10 systems on the TOP500 list will be GPU/accelerator-based.

Q: So, is there any good news out there in HPC?

Simon: Sure. First, the field is alive and well – there is worldwide interest in HPC as seen by more countries deploying large-scale systems. And if you look at the three swim lanes today, it’s an exciting race with all three approaches thriving. IDC is predicting rapid growth over the next three years and many countries have exascale projects in motion.

Q: But back to the theme of your talk, why won’t we get to exascale by 2020?

Simon: You could say that the end of the HPC world as we know it began in 2004, when we hit the inflection point of power use and clock speed. That’s when we realized that we could not keep increasing clock speed due to power demands (and heat), but needed to move to much greater parallelism.

Exascale has been discussed in numerous workshops, conferences and planning meetings for about six years now. In 2006, I co-organized the first exascale town hall meetings that led to the first exascale report. This was done jointly with Rick Stevens of Argonne and Thomas Zacharia, then of Oak Ridge. The title of the report was “Modeling and Simulation at the Exascale for Energy and the Environment.” In that paper, we noted that we were facing many changes in the design of supercomputers, but we didn’t originally want to call this an “exascale” initiative. It was clear to us that the challenge was in managing new architectures, programming models, dealing with truly massive parallelism and solving the power problem.   But Ray Orbach, then head of the DOE Office of Science, thought “Exascale” would make it easier for Congress to understand and support the concept.  Instead of focusing on the technology challenges and the scientific impact, the initiative was packaged as a race to reach a fixed goal.

I think there continues to be  a lot of vagueness in the overall discussion of exascale, as well as what it means to reach exascale. So, let me propose a concrete and measurable goal: Build a system before 2020 that will be No. 1 on the TOP500 list with an Rmax greater than 1 exaflop/s.

On a side note, I have a personal bet on this with Thomas Lippert, head of the Jülich supercomputing center in Germany, that we will not reach this goal by November 2019. The bet is for $2,000 or €2000, and I think I will win. But I’d rather lose if it means we would have an exascale system by then.

Q: Ok, so you have personal stake in this. But what are the obstacles to getting there?

Simon: It’s not a single big technical issue, but rather a combination of challenges.

The first is just measuring the performance of such a system. Even at petascale, running the LINPACK benchmark is a challenge – you have to turn the whole machine over for 25 to 30 hours. When center managers are under pressure to make as many cycles available as possible, how many 30-hour LINPACK runs can be tolerated? At exascale, it will take five to six days to run the same LINPACK benchmark.

Then there are the total power issues. The K computer uses 12 to 13 megawatts. The machines are scalable, but the buildings, power supplies, etc., are not.

The increasing trend in power efficiency – though it might look like a gradual slope over time, is really a one-time gain that came from switching to accelerator/manycore in 2010. This is not a sustainable trend in the absence of other new technology. There is no more magic – we’re maxed out. Right now, the most efficient system needs one to two megawatts per petaflop/s. Multiply that by 1,000 to get to exascale and the power is simply unaffordable.

Also, data movement will cost more than flops (even on the chip). Limited amounts of memory and low memory/flop ratios will make processing virtually free. In fact, the amount of memory is relatively decreasing, scaling far worse than computation. This is a challenge that’s not being addressed and it’s not going to get less expensive by 2018.

But I do need to point out that there is progress in exascale in the U.S. with many projects now focused and on their way, including DOE’s FastForward, Xstack and co-design centers.

I also think calling the system exa-anything is a bad idea. It’s become a bad brand, associated with buying big machines for a few national labs. It also sets the community up for a perceived failure if we don’t get to exaflops. As an example of avoiding a bad name, the project at CERN was named the Large Hadron Collider, not the “Higgs Boson Finder.” The LHC would have been also successful if there would have been no Higgs, because it would have led to new physics. However, an “exascale” initiative that does not produce an exaflop/s system will likely be seen as a failure, no matter how much great science we can do on the systems being developed.

Q: You mentioned “old” HPC in your presentation. Can you elaborate on that? And maybe explain what you think “new” HPC is?

Simon: We are actually changing the whole computational model and current programming systems have the wrong optimization targets. For example, the “old” HPC constraints were peak clock frequency as the primary limiter for performance improvement; flop/s are the biggest cost for systems, so they are optimized for compute; concurrency was modestly increased by adding nodes; for memory scaling we maintain byte-per-flop capacity and bandwidth; we assume uniform system performance; and reliability is seen as the hardware’s problem.

In “new” HPC, power is the primary design constraint for future HPC system design; data movement dominates costs, so we need to optimize to minimize data movement; to increase concurrency we look to exponential growth of parallelism within chips. As I mentioned, memory scaling is a big constraint, with compute growing two times faster than capacity or bandwidth. Due to heterogeneity, architectural and performance non-uniformity will increase and when it comes to reliability, we cannot count on hardware protection alone.

This “new” reality fundamentally breaks our current programming paradigm and computing ecosystem.

Q: You also mentioned in your talk that exascale computing, if we can call it that, will usher in a different kind of computational science. Can you give an example?

Simon: I think we really need to think about the new applications that will emerge in the next 10 years. The BRAIN Project, or Brain Research through Advancing Innovative Neurotechnologies, is a $100 million proposal by President Obama in his FY2014 budget. The goal is to create real-time traffic maps to provide new insights into brain disorders. As many people know, using HPC to study, understand and simulate brain functions is an ongoing research area. A straightforward extrapolation of the resources needed to create a real-time human brain scale simulation shows we need about 1 to 10 exaflop/s with 4 petabytes of memory. So in addition to all the existing science challenges that require computational resources, there are clearly exciting new ones that the computing community needs to take on.

As an aside, and I always like to make this point: the most optimistic current predictions for exascale computers in 2020 envision a power consumption of – at best – 20 to 30 megawatts. By contrast, the human brain takes about 20 to 40 watts. So, even under best assumptions in 2020, our brain will still be a million times more power efficient.

Q: You’ve addressed half the title of your talk – why we won’t get to exascale by 2020. Can you conclude by talking about why we need exascale computing?

Simon: To maintain the U.S. competitive advantage, we need exascale resources. For example, digital design and prototyping at exascale will enable rapid delivery of new products by minimizing the need for expensive, dangerous, and/or inaccessible testing. I think exascale could be the potential key differentiator for American competitiveness and that we need strategic partnerships between DOE labs and industrial partners to develop and scale applications to exascale levels.

Exascale computing is also key for our national security. Other countries are making plans for exascale and this could impact our security – former Defense Secretary Robert Gates said in a 2011 interview with the New York Times that one nation with a growing global presence is much farther ahead in aircraft design than our intelligence services had thought, and HPC plays a very important role in aircraft design.

Finally, exascale technologies are the foundation for future leadership in computing. We have the lead and shouldn’t declare victory and go home. I recently read Niall Ferguson’s book “Civilization – the West and the Rest”. In the book, Ferguson recalls the story of Zheng He, a Chinese admiral who sailed from China to Indonesia, , to India and as far as the east coast of Africa in 1416. This was decades before Spanish and Portuguese explorers started their voyages. The potential for trade and economic gain from such trade routes was enormous, but the Chinese emperor decided that such exploration was a waste of money and abruptly canceled any further trips – when China was ahead.

The U.S. is not the only country capable of achieving exascale computing. But just like the Chinese emperor in the 15th century, Congress has stopped us now with insufficient funding to move ahead and explore the new frontiers of computing. If we stop now, the country that is first to exascale will have significant competitive, intellectual, technological and economic advantages. And achieving the power efficiency and reliability goals we need for exascale will have enormous positive impacts on consumer electronics and business information technologies and facilities. As I said, other countries are also in this race, motivated both by the tangible advantages to be gained and the national pride of being first to the finish line.

Related Articles

Supercomputing Vet Champions Quantum Cause

Future Challenges of Large-Scale Computing

NNSA’s Sequoia Supercomputer Completes Transition to Classified Work


Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This