Intel Snaps New Grips to HPC Hook

By Nicole Hemsoth

June 17, 2013

Back in 1997, Intel’s ASCI Red system stole the show for the 9th iteration of the Top500 list with 7,264 Pentium Pros clocked at 200 MHz (and later outfitted with Pentium II OverDrives at 333 MHz) and peak Linpack performance of 1.068 teraflops.

It took the chipmaker another 32 Top 500 rounds to score the primo spot with an all-Intel system–and just like ASCI Red, the new top super Tianhe-2 toppled records, and carved a rut to pave over for next-generation systems. The ASCI Red maintained its position at the top for three years until the IBM ASCI White slithered by it, just as the Tianhe-2 will likely dominate the list for at least two years, barring any major surprises.

Despite the diminished supercomputer focus organizationally at the time with the closure of their Supercomputing Division just before the ASCI Red win, the company has made significant strides to reshape that landscape–efforts that culminated many years later in a system that shattered performance records with 48,000 Xeon Phi coprocessors, 32,000 Xeons, and Linpack performance hovering at the 33.8 mark.

While it’s only the second time the company has fully owned a top system, some argue that this is the beginning of a new trend–one that Intel is spearheading.

IDC claims that the server business for supercomputing will expand by 36 percent from $11 billion to $15 billion over the next 4 years. And as we noted earlier this morning, the Top 500 founders, analyst community and end user groups are seeing massive uptake in accelerator and coprocessor adoption–with strong emphasis on Xeon Phi.

As the Top 500 organizers noted today, 403 systems in the Top 500 are Intel-based. And as Intel reminded, “Of those systems making their first appearance on the list, Intel-powered installations account for 98 percent. The June edition of the list had recorded 11 systems based on the Intel Xeon Phi coprocessor, including the Petaflops class systems like Milky Way 2 (Tianhe-2) at 54.9 PFlops and Stampede at 8.5 PFlops of peak performance.”

On the heels of this, IDC stated today in its brief on HPC coprocessor growth some surprising figures on the proportion of sites employing co-processors or accelerators in their HPC systems. They claim the number jumped from 28.2% in the 2011 version of the study to 76.9% in 2013. They added that coprocessors and accelerators advanced from slightly more than 1% of all processor parts in 2011 to 3.4% in 2013, with Intel Xeon Phi co-processors and NVIDIA GPUs running neck and neck for leadership, and FPGAs in a respectable third-place position.

Neck and neck for a product that’s been available for a relatively short time–at least compared to GPU? This is indeed a development–one that IDC analyst Steve Conway said today was a shocker, even for his group that keeps firm tabs on this market. While a solid number of these are being implemented for exploration only at this point, Intel is poised to take its rivals to task in the years ahead, which will light a fire under NVIDIA, AMD and others to keep pace.

Instead of letting the Tianhe-2 news ride by itself today, Intel kicked out some developments around two aspects of its business for this growing market. In addition to some new families of Xeon Phi that have been bred for various roles, Intel formally announced some news about its second-gen Knights Landing that can do double duty as a coprocessor or CPU while tapping the 14 nm process and their most recent 3D TriGate transistors. This gives users some choice–allowing them to use it as a PCIe card-based coprocessor for offloading Xeon math, or to tap it as a host processor that’s planted in the motherboard socket, doing all the same things one might expect of a primary processor–but this time with a coprocessor kick.

Intel says that when used as the CPU, Knights Landing will chuck some of the data transfer roadblocks users have over PCIe using other accelerators. Further, to target HPC performance, they will significantly increase the memory bandwidth across the Knights Landing kingdom via integrated on-package memory.

Outside of these Knights Landing revelations, they also let fly on their new generation of Phis that offer some alternatives in terms of performance, price, power, form factors and memory with the ultra performance-tuned 7100 family, and the 3100 family, which sacrifices some performance and options in favor of a lower price. They also added a new member to the 5100 family that spawned last year with the new 5120D, which is focused on higher density environments and hooks the sockets to a mini-board to please the blade crowd.

At this point, it looks like they’ve managed to snare some traction at the highest end of the HPC segment via systems like Stampede and Tianhe-2. But with the additional Phi offerings focused on more middle of the road systems, Intel is making a bet that the “missing middle” of users at the lower end of the Top 500 and just off its cliff who have been holding out on adopting coprocessors or accelerators will now have further incentive given more options in terms of price and performance.

 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This