Intel Snaps New Grips to HPC Hook

By Nicole Hemsoth

June 17, 2013

Back in 1997, Intel’s ASCI Red system stole the show for the 9th iteration of the Top500 list with 7,264 Pentium Pros clocked at 200 MHz (and later outfitted with Pentium II OverDrives at 333 MHz) and peak Linpack performance of 1.068 teraflops.

It took the chipmaker another 32 Top 500 rounds to score the primo spot with an all-Intel system–and just like ASCI Red, the new top super Tianhe-2 toppled records, and carved a rut to pave over for next-generation systems. The ASCI Red maintained its position at the top for three years until the IBM ASCI White slithered by it, just as the Tianhe-2 will likely dominate the list for at least two years, barring any major surprises.

Despite the diminished supercomputer focus organizationally at the time with the closure of their Supercomputing Division just before the ASCI Red win, the company has made significant strides to reshape that landscape–efforts that culminated many years later in a system that shattered performance records with 48,000 Xeon Phi coprocessors, 32,000 Xeons, and Linpack performance hovering at the 33.8 mark.

While it’s only the second time the company has fully owned a top system, some argue that this is the beginning of a new trend–one that Intel is spearheading.

IDC claims that the server business for supercomputing will expand by 36 percent from $11 billion to $15 billion over the next 4 years. And as we noted earlier this morning, the Top 500 founders, analyst community and end user groups are seeing massive uptake in accelerator and coprocessor adoption–with strong emphasis on Xeon Phi.

As the Top 500 organizers noted today, 403 systems in the Top 500 are Intel-based. And as Intel reminded, “Of those systems making their first appearance on the list, Intel-powered installations account for 98 percent. The June edition of the list had recorded 11 systems based on the Intel Xeon Phi coprocessor, including the Petaflops class systems like Milky Way 2 (Tianhe-2) at 54.9 PFlops and Stampede at 8.5 PFlops of peak performance.”

On the heels of this, IDC stated today in its brief on HPC coprocessor growth some surprising figures on the proportion of sites employing co-processors or accelerators in their HPC systems. They claim the number jumped from 28.2% in the 2011 version of the study to 76.9% in 2013. They added that coprocessors and accelerators advanced from slightly more than 1% of all processor parts in 2011 to 3.4% in 2013, with Intel Xeon Phi co-processors and NVIDIA GPUs running neck and neck for leadership, and FPGAs in a respectable third-place position.

Neck and neck for a product that’s been available for a relatively short time–at least compared to GPU? This is indeed a development–one that IDC analyst Steve Conway said today was a shocker, even for his group that keeps firm tabs on this market. While a solid number of these are being implemented for exploration only at this point, Intel is poised to take its rivals to task in the years ahead, which will light a fire under NVIDIA, AMD and others to keep pace.

Instead of letting the Tianhe-2 news ride by itself today, Intel kicked out some developments around two aspects of its business for this growing market. In addition to some new families of Xeon Phi that have been bred for various roles, Intel formally announced some news about its second-gen Knights Landing that can do double duty as a coprocessor or CPU while tapping the 14 nm process and their most recent 3D TriGate transistors. This gives users some choice–allowing them to use it as a PCIe card-based coprocessor for offloading Xeon math, or to tap it as a host processor that’s planted in the motherboard socket, doing all the same things one might expect of a primary processor–but this time with a coprocessor kick.

Intel says that when used as the CPU, Knights Landing will chuck some of the data transfer roadblocks users have over PCIe using other accelerators. Further, to target HPC performance, they will significantly increase the memory bandwidth across the Knights Landing kingdom via integrated on-package memory.

Outside of these Knights Landing revelations, they also let fly on their new generation of Phis that offer some alternatives in terms of performance, price, power, form factors and memory with the ultra performance-tuned 7100 family, and the 3100 family, which sacrifices some performance and options in favor of a lower price. They also added a new member to the 5100 family that spawned last year with the new 5120D, which is focused on higher density environments and hooks the sockets to a mini-board to please the blade crowd.

At this point, it looks like they’ve managed to snare some traction at the highest end of the HPC segment via systems like Stampede and Tianhe-2. But with the additional Phi offerings focused on more middle of the road systems, Intel is making a bet that the “missing middle” of users at the lower end of the Top 500 and just off its cliff who have been holding out on adopting coprocessors or accelerators will now have further incentive given more options in terms of price and performance.

 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SC Bids Farewell to Denver, Heads to Dallas for 30th

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visitors to the Colorado Convention Center in Denver for the larg Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some cases, city managers didn’t even know existed. Speaking Read more…

By Doug Black

HPE Extreme Performance Solutions

Harness Scalable Petabyte Storage with HPE Apollo 4510 and HPE StoreEver

As a growing number of connected devices challenges IT departments to rapidly collect, manage, and store troves of data, organizations must adopt a new generation of IT to help them operate quickly and intelligently. Read more…

SC17 Student Cluster Competition Configurations: Fewer Nodes, Way More Accelerators

November 16, 2017

The final configurations for each of the SC17 “Donnybrook in Denver” Student Cluster Competition have been released. Fortunately, each team received their equipment shipments on time and undamaged, so the teams are r Read more…

By Dan Olds

SC Bids Farewell to Denver, Heads to Dallas for 30th

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visit Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some Read more…

By Doug Black

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

HPE Launches ARM-based Apollo System for HPC, AI

November 14, 2017

HPE doubled down on its memory-driven computing vision while expanding its processor portfolio with the announcement yesterday of the company’s first ARM-base Read more…

By Doug Black

OpenACC Shines in Global Climate/Weather Codes

November 14, 2017

OpenACC, the directive-based parallel programming model used mostly for porting codes to GPUs for use on heterogeneous systems, came to SC17 touting impressive Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This