Intel Snaps New Grips to HPC Hook

By Nicole Hemsoth

June 17, 2013

Back in 1997, Intel’s ASCI Red system stole the show for the 9th iteration of the Top500 list with 7,264 Pentium Pros clocked at 200 MHz (and later outfitted with Pentium II OverDrives at 333 MHz) and peak Linpack performance of 1.068 teraflops.

It took the chipmaker another 32 Top 500 rounds to score the primo spot with an all-Intel system–and just like ASCI Red, the new top super Tianhe-2 toppled records, and carved a rut to pave over for next-generation systems. The ASCI Red maintained its position at the top for three years until the IBM ASCI White slithered by it, just as the Tianhe-2 will likely dominate the list for at least two years, barring any major surprises.

Despite the diminished supercomputer focus organizationally at the time with the closure of their Supercomputing Division just before the ASCI Red win, the company has made significant strides to reshape that landscape–efforts that culminated many years later in a system that shattered performance records with 48,000 Xeon Phi coprocessors, 32,000 Xeons, and Linpack performance hovering at the 33.8 mark.

While it’s only the second time the company has fully owned a top system, some argue that this is the beginning of a new trend–one that Intel is spearheading.

IDC claims that the server business for supercomputing will expand by 36 percent from $11 billion to $15 billion over the next 4 years. And as we noted earlier this morning, the Top 500 founders, analyst community and end user groups are seeing massive uptake in accelerator and coprocessor adoption–with strong emphasis on Xeon Phi.

As the Top 500 organizers noted today, 403 systems in the Top 500 are Intel-based. And as Intel reminded, “Of those systems making their first appearance on the list, Intel-powered installations account for 98 percent. The June edition of the list had recorded 11 systems based on the Intel Xeon Phi coprocessor, including the Petaflops class systems like Milky Way 2 (Tianhe-2) at 54.9 PFlops and Stampede at 8.5 PFlops of peak performance.”

On the heels of this, IDC stated today in its brief on HPC coprocessor growth some surprising figures on the proportion of sites employing co-processors or accelerators in their HPC systems. They claim the number jumped from 28.2% in the 2011 version of the study to 76.9% in 2013. They added that coprocessors and accelerators advanced from slightly more than 1% of all processor parts in 2011 to 3.4% in 2013, with Intel Xeon Phi co-processors and NVIDIA GPUs running neck and neck for leadership, and FPGAs in a respectable third-place position.

Neck and neck for a product that’s been available for a relatively short time–at least compared to GPU? This is indeed a development–one that IDC analyst Steve Conway said today was a shocker, even for his group that keeps firm tabs on this market. While a solid number of these are being implemented for exploration only at this point, Intel is poised to take its rivals to task in the years ahead, which will light a fire under NVIDIA, AMD and others to keep pace.

Instead of letting the Tianhe-2 news ride by itself today, Intel kicked out some developments around two aspects of its business for this growing market. In addition to some new families of Xeon Phi that have been bred for various roles, Intel formally announced some news about its second-gen Knights Landing that can do double duty as a coprocessor or CPU while tapping the 14 nm process and their most recent 3D TriGate transistors. This gives users some choice–allowing them to use it as a PCIe card-based coprocessor for offloading Xeon math, or to tap it as a host processor that’s planted in the motherboard socket, doing all the same things one might expect of a primary processor–but this time with a coprocessor kick.

Intel says that when used as the CPU, Knights Landing will chuck some of the data transfer roadblocks users have over PCIe using other accelerators. Further, to target HPC performance, they will significantly increase the memory bandwidth across the Knights Landing kingdom via integrated on-package memory.

Outside of these Knights Landing revelations, they also let fly on their new generation of Phis that offer some alternatives in terms of performance, price, power, form factors and memory with the ultra performance-tuned 7100 family, and the 3100 family, which sacrifices some performance and options in favor of a lower price. They also added a new member to the 5100 family that spawned last year with the new 5120D, which is focused on higher density environments and hooks the sockets to a mini-board to please the blade crowd.

At this point, it looks like they’ve managed to snare some traction at the highest end of the HPC segment via systems like Stampede and Tianhe-2. But with the additional Phi offerings focused on more middle of the road systems, Intel is making a bet that the “missing middle” of users at the lower end of the Top 500 and just off its cliff who have been holding out on adopting coprocessors or accelerators will now have further incentive given more options in terms of price and performance.

 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art of “The Grand Hotel Of The West,” contrasted nicely with Read more…

By Arno Kolster

Google Cloud Makes Good on Promise to Add Nvidia P100 GPUs

September 21, 2017

Google has taken down the notice on its cloud platform website that says Nvidia Tesla P100s are “coming soon.” That's because the search giant has announced the beta launch of the high-end P100 Nvidia Tesla GPUs on t Read more…

By George Leopold

Cray Wins $48M Supercomputer Contract from KISTI

September 21, 2017

It was a good day for Cray which won a $48 million contract from the Korea Institute of Science and Technology Information (KISTI) for a 128-rack CS500 cluster supercomputer. The new system, equipped with Intel Xeon Scal Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

Adolfy Hoisie to Lead Brookhaven’s Computing for National Security Effort

September 21, 2017

Brookhaven National Laboratory announced today that Adolfy Hoisie will chair its newly formed Computing for National Security department, which is part of Brookhaven’s new Computational Science Initiative (CSI). Read more…

By John Russell

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art o Read more…

By Arno Kolster

Stanford University and UberCloud Achieve Breakthrough in Living Heart Simulations

September 21, 2017

Cardiac arrhythmia can be an undesirable and potentially lethal side effect of drugs. During this condition, the electrical activity of the heart turns chaotic, Read more…

By Wolfgang Gentzsch, UberCloud, and Francisco Sahli, Stanford University

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National Laboratory. Kothe is a 32-year veteran of DOE’s National Laboratory System. Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakthrough Science at the Exascale” at the ACM Europe Conference in Barcelona. In conjunction with her presentation, Yelick agreed to a short Q&A discussion with HPCwire. Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Leading Solution Providers

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This