Alternatives Emerge as Linpack Loses Ground

By Nicole Hemsoth

June 18, 2013

Questions have been swirling around with more velocity lately about the viability of high performance Linpack (HPL) as a representative measure for assessing true HPC application performance. As new architectures and different data access patterns infiltrate a growing army of HPC applications, consensus is building that new metrics are needed to keep pace.

At the same time, over its 20-year history. Linpack has become a well-respected and understood benchmark that carries significant weight within and outside of HPC circles. Even if there is disagreement about the validity of the results against real life use, there is no doubt that the metric has brought significant outside attention to HPC–and some standard to compare historical and current systems.

But with great benchmarks come great manipulations. Systems that strive to top the Top 500 list based on this rating method end up making some either/or decisions about architecture versus tailoring systems to meet application demands.

Unlike many of today’s HPL chart-toppers, the early HPL results served up a solid ranking that matched the actual performance (versus having wide disparity between peak and sustained figures). For these and other reasons, HPL as the primary benchmark has been called into question–both by the Top 500 team and by user sites, including NCSA, which made  a decision to focus on real application performance over meeting Linpack targets.

Dr. Jack Dongarra, one of the founders of the Top 500, has been vocal about the need to rethink the trusty benchmark. Along with Sandia National Lab’s Michael Heroux, he presented a new concept for ranking systems called the high performance conjugate gradient (HPCG) benchmark, which was spelled out during the International Supercomputing Conference today in Leipzig, Germany.

While Dongarra doesn’t think it would be useful to entirely eliminate HPL as a metric, in part because of its reach and recognition, he believes it should be used as an alternative way to rank systems in much the same way as the Green 500 shuffles items on the list according to its own benchmark.

The goal of the new metric would be to represent computation and data access patterns that are found in many common applications. The goal, they say is to “strive for a better correlation to real scientific application performance…and drive computer system design and implementation in directions that will better impact performance improvement.”

This is an important issue to address since each iteration of the Top 500 will show increasing gaps between real versus theoretical performance–and applications are moving much closer to differential equations bases, which HPL doesn’t address. Just as it did in the 1990s, HPL solves on linear lines that favors floating point and memory systems–which are not valid for an expanding set of HPC applications.

Coupled with that, the rise in accelerators and coprocessors (more on that in the context of the Top 500 here) isn’t expected to halt soon–meaning these flaws will become far more pronounced. For instance, as Dongarra and Heroux point out using Titan (18.688 nodes with 16-core, 32 GB AMD Opterons and a 6GB K20 GPU):

“Titan was the top-ranked system in November,, 2012 using HPL. However, in obtaining the HPL result on Titan, the Opteron processors played only a supporting role in the result. All floating point computation and all data were resident on the GPUs. In contrast, real applications, when initially ported to Titan will typically run solely on the CPUs and selectively offload computation to the GPU for acceleration.”

With this in mind, they say that their new metric has to be able address examples like this by driving improvements in systems to benefit applications–thereby assigning a metric that can be optimized for a specific platform, but offer the end result of creating better real application performance and reliability.

The proposed HPCG benchmark, detailed in this primer beginning on page 11, will “consider the preconditioned conjugate gradient (PCG) method with a local symmetric Gauss-Seidel preconditioner.” Again, see the primer for more detailed information. The reference code will be implemented in C++ using MPI and OpenMP.

Dongarra and Heroux argue that through this method, they will be able to address what HPL can’t. For instance, they can cover most of the main communication and computational methods; allow for a score that can represent benefits from boosting local memory system performance and can go far beyond floating point math.

The two researchers note that they expect that the new benchmark will adapt to take into account emerging trends as they happen but “the relevance of HPL as a proxy for real application performance has become very low and we must seek and alternative.”

Dongarra told us today that we can expect a release at SC13–just in time for the next round of rankings.

Related Articles

Intel Snaps New Grips to HPC Hook

Top 500 Results Reveal Global Acceleration, Balance Shift

Six Can’t Miss Sessions for ISC’13

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understanding on January 10. The MOU represents the continuation of a 1 Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Tennessee), Satoshi Matsuoka (Tokyo Institute of Technology), Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown and Spectre security updates on the performance of popular H Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension around the potential changes that could affect or disrupt Lustre Read more…

By Carlos Aoki Thomaz

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understandi Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension aroun Read more…

By Carlos Aoki Thomaz

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Leading Solution Providers

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Nvidia, Partners Announce Several V100 Servers

September 27, 2017

Here come the Volta 100-based servers. Nvidia today announced an impressive line-up of servers from major partners – Dell EMC, Hewlett Packard Enterprise, IBM Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This