Phi and Kepler Run Monte Carlo Race

By Nicole Hemsoth

September 18, 2013

There have been a number of efforts lately to help delineate the differences between performance, portability and functionality on GPUs over the new Xeon Phi coprocessors, with some organizations benchmarking according to industry-specific algorithms.

This week we spoke with Jörg Lotze, CTO and cofounder of financial services-driven software firm, Xcelerit, about benchmarking accelerators, coprocessors, and multicore architectures with specific emphasis on how GPUs stack up against Intel Xeon Phi coprocessors. Lotze discussed the challenges and opportunities of each in the context of real-world Monte Carlo examples.

Jörg Lotze: I come from a research background in telecommunications engineering before we started Xcelerit. It sounds like a completely different field, but we were facing similar problems to what we’re seeing now in finance. It’s all about making fast real-time processing in various different bits of hardware. During that kind of research, we played around with the IBM Cell processor, with GPUs, with even embedded processors of all sorts, in order to make fast software radio implementations in that context and that’s where all this experience came from. That’s also how the idea for this company and this tool came about.

All these techniques and things learned there, we quickly realized that they can be applied in an industrial context in a completely different field. And that’s what we are focusing on now. We are providing software for finance that allows quantitative analysts to implement their algorithms and focus on their algorithms and we take care to automatically get the benefit of all this high-performance hardware without the users having to worry about all these low-level implementation details, so in a sense it makes it possible for quants to write fast software, which is easy to maintain, and benefit from these really interesting new hardwares.

HPCwire: So we’re going to get to your findings about the comparisons in a minute, but first it’s important to note that you tested this across a couple of different types algorithms. Will you set us up on why this is important for this benchmark?

Lotze: Yes, so for any benchmark, it’s always important to see it in context, you can’t just answer the question of which one is better generically. Here because our clients are in finance mostly, we looked at two algorithms, which are often occurring in the financial world and and we picked two, which have different characteristics.

he first one is an embarrassingly parallel Monte Carlo for pricing swaption portfolio. Embarrassingly parallel in a sense all the Monte Carlo parts are completely parallel, there literally are no sequential bits.

The second is for processing American options using a Monte Carlo technique as well, but here those paths are not independent. Each time step needs some regression computed over the whole path in order to go back to the previous one. We don’t have independent paths here and we have an iterative component, which is not good for parallelism in general, so it’s really a different characteristic. That’s why we picked those two different applications.

HPCwire: These are representative algorithms across all of financial services, right?

Lotze: Yes, in finance pricing, Monte Carlo is the dominant American technique, and American-style options are around a lot, and the other one as well, so it represents a large set of common pricing methods.

HPCwire: It’s a very real world context here. To get to the hardware side of this, you ran your tests using Xeon Phi, NVIDIA’s Tesla K20-X, and “Sandy Bridge” for a point of comparison – can you set us up on the hardware side now?

Lotze: We’ve been using the brand-new Xeon Phi as an accelerator processor, an accelerator processor that just came out this year and it’s basically massively parallel – it has 60 cores, 4x hyper-threaded, so you end up having 240 hardware threads that you can exploit. And it’s a wide vector unit, so it’s for highly parallel number-crunching. The same can be said for the Tesla GPU, but this has been around for longer. Lots and lots of parallel units that should be kept busy for highly-parallel processing. It’s also a coprocessor. And of course, for comparison, we looked at a standard CPU which you can find in practically all servers, which is the Xeon “Sandy Bridge” generation – they are also multicore and they are very powerful – so it always makes sense to look at all three of those in relation and not just the Phi and the Tesla.

When you see those platforms, everybody just thinks about teraflops and how fast these are for compute capacity, but what’s equally important is how fast can it access its memory and how much time is spent getting the data into that memory. It’s always good to find the right balance between computing and memory, so if an application becomes compute bound, then yes you are going to get close to these teraflops that you see here. But that usually means for one memory access into a lot of instructions to make that work. So it’s always a balance between memory and computing instructions, and as soon as caching comes into play – which obviously is in place in all these platforms – this becomes a little bit unpredictable. So you never know if an application is really compute- or memory-bound before you put it to the test.

HPCwire: So what did you find in the context of these applications and the hardware-configuration that you set up?

Lotze: The first, the Monte Carlo, is also very compute-heavy and uses relatively little memory, so this is strongly compute-bound of all the platforms, which is ideal for the parallel processors like the Phi and the GPU. It can be seen here clearly. We got speedups of the Kepler GPU compared to sequential of 96x, and the Phi of like 45x, the parallel “Sandy Bridge” also got faster, nearly 20X faster.

You can clearly see that it’s case-variable for highly-parallel architectures.

HPCwire: In your conclusion section, you make a really good point, which I’ll read verbatim:

We’ve seen that there is one processor that needs to be added to the picture — the commodity multi-core CPU. This is already a part of many server configurations, and for some applications, e.g., Monte-Carlo pricing of American options, it can give better or comparable performance than an accelerator processor when optimized correctly. Between NVIDIA’s Kepler GPUs and Xeon Phi, the GPU wins for both of our test applications.

Lotze: Lots of people just think about those accelerative processors on their own, but they should always consider the parallel CPU as well. So here we have a 16-core “Sandy Bridge” system, and if it’s heavily optimized, it’s only about 2-and-a half-times slower than the Xeon Phi, and about 5X slower than the Tesla GPU. So all those massive speedups that I’ve just said is compared to sequential, but the parallel highly optimized “Sandy Bridge” can also get pretty fast. Now for this application, the first one, which is embarrassingly parallel, still there’s a huge benefit from using GPUs or the Xeon Phi for this. The main point for our conclusion is that the American Monte Carlo, which has an iterative step in it, so it’s not fully parallel, actually the “Sandy” Bridge is the fastest, or rather it’s about the same speed as the GPU. I think that’s kind of an interesting finding here, which tells you that you should consider all the platforms when you are comparing a specific algorithm.

HPCwire: You mentioned there were a lot of parallels between what you are doing here and telecommunications. Do you think that this same set of findings is going to be true for some other key markets in a very similar way and if so what are those? Where is this most relevant outside of financial services?

Lotze: I think it’s generally relevant. You shouldn’t just compare the GPU and the Phi, you should also put “Sandy Bridge” in the picture – that’s for sure. The other thing is it’s hard to tell in advance which one is going to be the best before you actually do testing because all these theoretical teraflops and memory bandwidth, doesn’t mean much for real applications. In general, I can see this working for oil and gas, biochemistry, and all these fields where high-performance computing is in use.

HPCwire: What are financial services firms actually doing? Would you say a lot of the work you are doing involves pretty vanilla configurations, lots of servers, not a lot of acceleration? How frequent is it that you find ultra-high performance accelerated systems in some of these firms?

Lotze: They are all looking a lot for high-performance systems, especially with the regulators coming in after the financial crisis. There has been a lot of added complexity to their risk computations for example, so now they need to do a lot more risk scenarios and have to compute new measures, and that’s across the whole portfolio of instruments that a bank has. You are talking about huge amount of data that needs to be priced for thousands of scenarios different contexts, and that’s usually in the Monte Carlo setup. You are looking at grids of hundreds of machines, running at 6-7 hours overnight and barely getting the work done, so this clearly a high-performance computing setup. I think what’s different with finance is that this is relatively new to them compared to oil and gas and physics. So they are just learning and there is not that crazy hardware expertise in all those different platforms and this is actually why we are there.

HPCwire: So you are saying that GPUs and coprocessors are still an experimental phase at a lot of financial services firms?

Lotze: No, I don’t say that – it’s become mainstream. A lot of banks have actually gone public, for example GP Morgan, about using large amounts of GPUs in their day-to-day real production process.  It’s not an experimental thing anymore – it’s really gone mainstream there.

HPCwire: One last question for you. Do you see this trend that you have in your benchmarks with GPUs being the real winner changing as the technology develops? On the processor front, there are some interesting things around the corner.

Lotze: These are just two specific applications. I’m sure there will be others where this picture changes and is different. It’s really just two points in the whole big space of applications. So this is not a general answer, and I think the Phi will be better for other applications. Also, the Phi only came out this year, and Tesla GPUs have been around since 2007, so the picture might change a little bit. So I don’t think there is a general answer. All these platforms are good for something and you just have to find out what is best for yours. What also needs to be considered is there’s a lot of optimizations that went into this. There’s a week’s worth of work to tune it like this to get these numbers, while most users in a real-world context, they don’t have the time to do this.

HPCwire: Let’s talk very briefly about the optimization comparison between optimizing for GPU and for Xeon Phi, which supposedly is easier to get up and running, but the optimization is still pretty lengthy. Is that your experience also?

Lotze: Yes, in general, yes.  But on both platforms, even on the GPU, it’s relatively quick to just have something running, but to get it fast on all these, and that includes the “Sandy Bridge” if you want to optimize it, it’s not easy to actually get the most out of the hardware. Those optimizations really take a good bit of expertise, and that’s also what our software development kit is trying to do so it automates those optimizations for users so they don’t need to worry about it. They can get one source code portably running on all these platforms, so they can see which one works best without hand-tuning everything. What also needs to be said is that all those optimizations make the code very specific to a specific hardware so the portability goes completely out the window, and that’s typically in a real-world context something that especially banks don’t want and I’m sure that in other fields it’s the same. Portability is quite important to them, so I doubt they will go down to that level of optimization that we see here.

HPCwire: This has been fascinating. Thank you for putting in the effort to compare both of these in the context of real-world applications.

Lotze: Thank you.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

US Exascale Computing Update with Paul Messina

December 8, 2016

Around the world, efforts are ramping up to cross the next major computing threshold with machines that are 50-100x more performant than today’s fastest number crunchers.  Read more…

By Tiffany Trader

Weekly Twitter Roundup (Dec. 8, 2016)

December 8, 2016

Here at HPCwire, we aim to keep the HPC community apprised of the most relevant and interesting news items that get tweeted throughout the week. Read more…

By Thomas Ayres

Qualcomm Targets Intel Datacenter Dominance with 10nm ARM-based Server Chip

December 8, 2016

Claiming no less than a reshaping of the future of Intel-dominated datacenter computing, Qualcomm Technologies, the market leader in smartphone chips, announced the forthcoming availability of what it says is the world’s first 10nm processor for servers, based on ARM Holding’s chip designs. Read more…

By Doug Black

Which Schools Produce the Top Coders in the World?

December 8, 2016

Ever wonder which universities worldwide produce the best coders? The answers may surprise you, at least as judged by the results of a competition posted yesterday on the HackerRank blog. Read more…

By John Russell

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. The pilots, supported in part by DOE exascale funding, not only seek to do good by advancing cancer research and therapy but also to advance deep learning capabilities and infrastructure with an eye towards eventual use on exascale machines. Read more…

By John Russell

DDN Enables 50TB/Day Trans-Pacific Data Transfer for Yahoo Japan

December 6, 2016

Transferring data from one data center to another in search of lower regional energy costs isn’t a new concept, but Yahoo Japan is putting the idea into transcontinental effect with a system that transfers 50TB of data a day from Japan to the U.S., where electricity costs a quarter of the rates in Japan. Read more…

By Doug Black

Infographic Highlights Career of Admiral Grace Murray Hopper

December 5, 2016

Dr. Grace Murray Hopper (December 9, 1906 – January 1, 1992) was an early pioneer of computer science and one of the most famous women achievers in a field dominated by men. Read more…

By Staff

Ganthier, Turkel on the Dell EMC Road Ahead

December 5, 2016

Who is Dell EMC and why should you care? Glad you asked is Jim Ganthier’s quick response. Ganthier is SVP for validated solutions and high performance computing for the new (even bigger) technology giant Dell EMC following Dell’s acquisition of EMC in September. In this case, says Ganthier, the blending of the two companies is a 1+1 = 5 proposition. Not bad math if you can pull it off. Read more…

By John Russell

US Exascale Computing Update with Paul Messina

December 8, 2016

Around the world, efforts are ramping up to cross the next major computing threshold with machines that are 50-100x more performant than today’s fastest number crunchers.  Read more…

By Tiffany Trader

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. The pilots, supported in part by DOE exascale funding, not only seek to do good by advancing cancer research and therapy but also to advance deep learning capabilities and infrastructure with an eye towards eventual use on exascale machines. Read more…

By John Russell

Ganthier, Turkel on the Dell EMC Road Ahead

December 5, 2016

Who is Dell EMC and why should you care? Glad you asked is Jim Ganthier’s quick response. Ganthier is SVP for validated solutions and high performance computing for the new (even bigger) technology giant Dell EMC following Dell’s acquisition of EMC in September. In this case, says Ganthier, the blending of the two companies is a 1+1 = 5 proposition. Not bad math if you can pull it off. Read more…

By John Russell

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

HPE-SGI to Tackle Exascale and Enterprise Targets

November 22, 2016

At first blush, and maybe second blush too, Hewlett Packard Enterprise’s (HPE) purchase of SGI seems like an unambiguous win-win. SGI’s advanced shared memory technology, its popular UV product line (Hanna), deep vertical market expertise, and services-led go-to-market capability all give HPE a leg up in its drive to remake itself. Bear in mind HPE came into existence just a year ago with the split of Hewlett-Packard. The computer landscape, including HPC, is shifting with still unclear consequences. One wonders who’s next on the deal block following Dell’s recent merger with EMC. Read more…

By John Russell

Why 2016 Is the Most Important Year in HPC in Over Two Decades

August 23, 2016

In 1994, two NASA employees connected 16 commodity workstations together using a standard Ethernet LAN and installed open-source message passing software that allowed their number-crunching scientific application to run on the whole “cluster” of machines as if it were a single entity. Read more…

By Vincent Natoli, Stone Ridge Technology

IBM Advances Against x86 with Power9

August 30, 2016

After offering OpenPower Summit attendees a limited preview in April, IBM is unveiling further details of its next-gen CPU, Power9, which the tech mainstay is counting on to regain market share ceded to rival Intel. Read more…

By Tiffany Trader

AWS Beats Azure to K80 General Availability

September 30, 2016

Amazon Web Services has seeded its cloud with Nvidia Tesla K80 GPUs to meet the growing demand for accelerated computing across an increasingly-diverse range of workloads. The P2 instance family is a welcome addition for compute- and data-focused users who were growing frustrated with the performance limitations of Amazon's G2 instances, which are backed by three-year-old Nvidia GRID K520 graphics cards. Read more…

By Tiffany Trader

The Exascale Computing Project Awards $39.8M to 22 Projects

September 7, 2016

The Department of Energy’s Exascale Computing Project (ECP) hit an important milestone today with the announcement of its first round of funding, moving the nation closer to its goal of reaching capable exascale computing by 2023. Read more…

By Tiffany Trader

Think Fast – Is Neuromorphic Computing Set to Leap Forward?

August 15, 2016

Steadily advancing neuromorphic computing technology has created high expectations for this fundamentally different approach to computing. Read more…

By John Russell

ARM Unveils Scalable Vector Extension for HPC at Hot Chips

August 22, 2016

ARM and Fujitsu today announced a scalable vector extension (SVE) to the ARMv8-A architecture intended to enhance ARM capabilities in HPC workloads. Fujitsu is the lead silicon partner in the effort (so far) and will use ARM with SVE technology in its post K computer, Japan’s next flagship supercomputer planned for the 2020 timeframe. This is an important incremental step for ARM, which seeks to push more aggressively into mainstream and HPC server markets. Read more…

By John Russell

IBM Debuts Power8 Chip with NVLink and Three New Systems

September 8, 2016

Not long after revealing more details about its next-gen Power9 chip due in 2017, IBM today rolled out three new Power8-based Linux servers and a new version of its Power8 chip featuring Nvidia’s NVLink interconnect. Read more…

By John Russell

Vectors: How the Old Became New Again in Supercomputing

September 26, 2016

Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. But like the mythical phoenix bird, vector instructions have arisen from the ashes. Here is the history of a technology that went from new to old then back to new. Read more…

By Lynd Stringer

Leading Solution Providers

US, China Vie for Supercomputing Supremacy

November 14, 2016

The 48th edition of the TOP500 list is fresh off the presses and while there is no new number one system, as previously teased by China, there are a number of notable entrants from the US and around the world and significant trends to report on. Read more…

By Tiffany Trader

Intel Launches Silicon Photonics Chip, Previews Next-Gen Phi for AI

August 18, 2016

At the Intel Developer Forum, held in San Francisco this week, Intel Senior Vice President and General Manager Diane Bryant announced the launch of Intel's Silicon Photonics product line and teased a brand-new Phi product, codenamed "Knights Mill," aimed at machine learning workloads. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Dell EMC Engineers Strategy to Democratize HPC

September 29, 2016

The freshly minted Dell EMC division of Dell Technologies is on a mission to take HPC mainstream with a strategy that hinges on engineered solutions, beginning with a focus on three industry verticals: manufacturing, research and life sciences. "Unlike traditional HPC where everybody bought parts, assembled parts and ran the workloads and did iterative engineering, we want folks to focus on time to innovation and let us worry about the infrastructure," said Jim Ganthier, senior vice president, validated solutions organization at Dell EMC Converged Platforms Solution Division. Read more…

By Tiffany Trader

Beyond von Neumann, Neuromorphic Computing Steadily Advances

March 21, 2016

Neuromorphic computing – brain inspired computing – has long been a tantalizing goal. The human brain does with around 20 watts what supercomputers do with megawatts. And power consumption isn’t the only difference. Fundamentally, brains ‘think differently’ than the von Neumann architecture-based computers. While neuromorphic computing progress has been intriguing, it has still not proven very practical. Read more…

By John Russell

Container App ‘Singularity’ Eases Scientific Computing

October 20, 2016

HPC container platform Singularity is just six months out from its 1.0 release but already is making inroads across the HPC research landscape. It's in use at Lawrence Berkeley National Laboratory (LBNL), where Singularity founder Gregory Kurtzer has worked in the High Performance Computing Services (HPCS) group for 16 years. Read more…

By Tiffany Trader

Micron, Intel Prepare to Launch 3D XPoint Memory

August 16, 2016

Micron Technology used last week’s Flash Memory Summit to roll out its new line of 3D XPoint memory technology jointly developed with Intel while demonstrating the technology in solid-state drives. Micron claimed its Quantx line delivers PCI Express (PCIe) SSD performance with read latencies at less than 10 microseconds and writes at less than 20 microseconds. Read more…

By George Leopold

D-Wave SC16 Update: What’s Bo Ewald Saying These Days

November 18, 2016

Tucked in a back section of the SC16 exhibit hall, quantum computing pioneer D-Wave has been talking up its new 2000-qubit processor announced in September. Forget for a moment the criticism sometimes aimed at D-Wave. This small Canadian company has sold several machines including, for example, ones to Lockheed and NASA, and has worked with Google on mapping machine learning problems to quantum computing. In July Los Alamos National Laboratory took possession of a 1000-quibit D-Wave 2X system that LANL ordered a year ago around the time of SC15. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This