Back to the Future of Serial Speed?

By Bill Sembrat

October 30, 2013

For the last few decades we have had great increases in performance. Since going to “off-the-shelf components” and riding on the tails of increasing processor improvements along with ever greater number of chips and cores some have come to realize that this can’t go on forever.

We have filled up a number of ever-bigger rooms with racks and racks until we have come face to face with having to own your own power company just for the power needed to run these complexes. On another front I would have expected more concerns about the high cost of these high-end systems.

It also seems that others are raising doubts because recently there has been a lot questions, concerns, discussions, comments, articles about the problems, and enough concerns about the way forward to even provide extra funding, but few seem to looking at root issues and saying that moving forward things need to change.

We have been lucky to ride the train so far, much longer and further than those of us would have ever imaged. But, now it has become ever harder and more costly to keep the train going. So lets take a deeper look at the road traveled. About 20 years ago the HPC train switched paths from custom processors and custom systems to off-the-shelf processors and systems. It has been a good and fruitful ride.

I think it would be very wise to notice that recently most of the speed improvement has come from the parallel side. I (we) was always highly focused on the serial side. At this point maybe I should say something about myself. I was fortunate to have worked with Seymour Cray for many years. So, the we, I am referring to, is my involvement and experience with Seymour and Seymour’s machines. Seymour was never in any race and not really concerned about what someone else may be doing or not doing, but always interested in exploring and pushing serial speed on real workloads. We were mainly focused on serial speed because it kept things simple and made systems easier to use, easier to program, with less overhead and higher system efficiencies.

Few may have ever talked to Seymour about serial speed vs. parallel speed, but I can tell you that Seymour was always quite aware and disciplined himself to stay focused on serial speed improvements. He felt he could contribute more, add more value, was personally more challenging, and he very much like to work on, enjoyed working on serial improvements.

Although, he would never admit it, he also knew that he was the “king” of serial speed. Just a side comment, Seymour was also interested in exploring the far end of parallel processors and we had a running prototype parallel machine that had a design goal of 30,000,000 processors, but that is quite another story. Getting back to this topic we were really always highly focused on serial speed with the “Cray’s.” Over the last 20 odd years the current off-the-shelf path has relied on serial speed improvements but ever more increasingly on greater and greater parallel speed improvements. Parallel speed improvements has, naturally, associated with it higher overhead and power costs along with lower system efficiencies and now ever higher costs to get into the top of the list.

So to get large cost effective improvements I think that we now need to re-focus back to serial speed improvements. I believe that by addressing serial speed improvements that speed improvements of 50X+ can be achieved because we were addressing root level changes that could lead to these kinds of improvements. This quickly leads one to a startling conclusion that memory can’t keep up, does not work and becomes the big elephant in the room. So you really need to look at how memory is used and really the only way to see it is to wipe the slate clean and get rid of memory. In order to think about it you need first get rid of it and start again fresh. Very few may be up to the task of starting fresh with a blank sheet. This is a rather hard task and not as simple as one may think.

While Seymour always preferred blank paper pads with faint light blue lines and number 2 pencils, at a time, it seemed, everyone started using computers and in some cases even “Cray” Super Computers to design the “next” machine. Einstein never needed or used a computer for his theories and I would guess that Peter Higgs didn’t use one either. Giant leaps and great things seem to come from very simple root ideas. Also can-do-positive attitudes play a most, maybe the most important part, even over seemingly impossible tasks.

The memory model currently used is largely based on a 70-year-old model. Oh, if you can wake up the guys that came up with the model, that were in the farm house/barn in Princeton at the time, they would be quite amazed at the great strides and progress but in very short order they would be able to program today’s machines – so in some ways things really haven’t changed much. Other areas will need to be addressed and changed, but memory is the first and most looming problem. Because these changes are deeper root issues they should be hidden from users and even and from most of the vast layers of existing software. Funny you may think that this is new but most was tried and used years ago, but never commercialized and sometimes discarded because of lack of the-then-current available technology.

Well, yes I do believe that by addressing some deep root issues that over time large serial speed improvements can be achieved, but to use them you will quickly come to the several conclusions including that you must deal with new ways to see and use memory and all that this implies. To achieve very large improvements, I think, the focus needs to be on very several very fundamental and root changes and then apply all the parallel knowledge and improvements made over the last 20 years. Now here, I believe, may be a bigger problem. In the US we have been blessed with chip and system vendors that have been able to supply ever-increasing speeds and lots of chips and cores so we have been glued to that path but others may be unencumbered, highly motivated and more able to do something new and different.

Although they may operate under different set of rules and have additional other problems they do not have as much invested in existing ideas, enterprises, hard plant and equipment; and may be less locked in and may be more willing to change pathways. So I am concerned with our current shortsighted attitude and lack of “Americanism” in keeping the leadership local.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale companies and their embrace of AI and deep learning – tha Read more…

By Doug Black

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network designed to emulate and compete with the human brain. In thi Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big data and artificial intelligence software to its top-of-the-l Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “global” launch event in Austin TX. In many ways it was a fu Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it, analysts and journalists want to report on it. Deep learni Read more…

By Doug Black

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it Read more…

By Doug Black

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" processors. The infrastructure is based on the 68-core Intel Knights Landing processor with integrated Omni-Path fabric (the 7250F Xeon Phi). Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This