LLNL Seeks Big Data System Balance with Catalyst

By Nicole Hemsoth

November 4, 2013

This morning Lawrence Livermore National Lab (LLNL) announced a new, purpose-built system designed to tackle specific data-intensive problems using some unique approaches to addressing I/O issues for key “big data” applications in bioinformatics and beyond.

The new Cray CS300 324-node system, dubbed Catalyst, will be bestowed with its inaugural applications sometime in December. Delivered in October, the 150 teraflop cluster sports some notable specs, which LLNL and Intel have commented on in detail below.

324 total nodes (128 GB DRAM)
150 TFlops
304 compute nodes (128 GB DRAM and 800GB NVRAM per node)
12 Lustre router nodes (128 GB DRAM and 3,200GB NVRAM per node)
2 Login nodes (128 GB DRAM) – 2 Management nodes (128 GB DRAM)
Processors – Intel Xeon processor E5-2695v2 (12 cores, 2.4Ghz)
NVRAM – Intel SSD 910 Series (800GB, 1/2 Height PCIe 2.0, 25nm, MLC)
Fabrics – Intel TrueScale Fabric (QDR-80)
Storage Software – Intel Lustre, Livermore’s DIMMAP (Data Intensive MMAP) and SCR (Scalable Checkpoint Restart)
One thing that might pop out immediately about these configuration details is that some unique choices have been made in the name of enhancing I/O and overall system balance. The 12-core processor choice, the use of QDR-80, and NVRAM all point to some serious thought about balancing architecture to the requirements of emerging classes of “big data” applications.

As one might imagine scanning the specs list, the spend here is not insignificant, but for a lab that’s focused on HPC, the real thrust of the investment is in the interconnect and I/O tooling versus sheer processing horsepower.

According to Matt Leininger, Deputy of Advanced Technology Projects at Lawrence Livermore National Lab, the combination of non-volatile memory, the latest Intel processors and special focus on the interconnect create the perfect storm for certain data-intensive applications, including those in bioinformatics, as well as for graph analytics and analyzing HPC simulation data.

One of the keys to the system’s data-intensive focus is the choice to use NVRAM in a novel way using some custom-developed technology. LLNL has a number of smaller flash-based clusters that they’ve been tweaking in terms of application middleware or at the OS level so that they can take advantage of NVRAM. During their exploration, they started looking at possible alternatives to the standard MMAP to allow applications to access the NVRAM as if it was actual DRAM memory. The result is their own Data-Intensive MMAP (DIMMAP) which handles the intelligence of the caching process and outshines Linux MMAP.

Leininger pointed to a bioinformatics application that had scaling problems. It now uses their DIMMAP technology on the backend to load large databases into NVRAM, enabling a new set of analytical options that weren’t possible before (or required reads and writes from disk, which killed performance). They have already been able to demo the success of DIMMAP on a smaller research cluster and the team is looking forward to taking advantage of Catalayst.

Mark Seager, CTO of Technical Computing at Intel, these choices push the relatively small Catalyst into 60 million IOPS territory. As he explained, “These devices are in the range of 150-200k IOPS per device and Catalyst has one on every node, so there’s 300 of them on compute nodes—and three on the buffer nodes. The bandwidth in aggregate out of these flash devices is comparable to what’s on the Sequoia system. They have a half terabyte per second of IO bandwidth out of Sequoia to a Luster parallel file system and we’ll have a half terabyte per second at these IOPS rates to these local flash drives on catalyst at a fraction of the cost. That’s a game changer.”

The other “game changer” for Livermore is hopping the single-rail barrier. As Leiniger noted, LLNL has been a TrueScale QDR shop for several years, but this system marks a new phase in that usage with their shift into dual-rail. With a typical cluster, if there’s one HAD it’s directly connected to one socket and while network performance off that one is great, when you communicate to the other, the extra hops sling a performance hit. As Leininger said, “dual rail offers more balanced performance and we expect that the dual rail QDR will be as good or better than any other technology on the market.”

According to Seager, “Even though EDR is faster in terms of the transmission rate per channel, the fact that we have two QDR channels in aggregate means there’s a lot more bandwidth coming off the node than with EDR. Since the TrueScale fabric does most the processing in software o the cores, as you go with a highly parallel processor, it’s possible to scale much better with one MPI task per core.”

Seager continued pointing out that even though while not all the bandwidth is available per channel, this is not really the issue because it’s not really used that way. “You never use it with one MPI task or one processor trying to use the whole channel. Typically, all of the MPI tasks on the node are all trying to use the interface and it’s really that aggregate throughput.”

Leininger said that this is an ideal configuration as they have several PCIe flash cards on the gateway nodes, which are separated and attached to PCIe directly. This means it’s possible to directly from the adapter to the processor without having to transfer across QPI. “It’s well balanced in terms of bandwidth of PCIe flash and the QDR interconnect,” he concluded.

One of the reasons why Intel is interested in this configuration is that they’re looking at how the usage of the system will evolve around LLNL’s emerging data intensive computing model. As Seager said, “there are specific apps that have been targeted but we’re also looking at how, once people start looking at this architecture differently, they’ll come up with new use models to help us learn what the next generation of applications will look like.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Nvidia Shares Recipe to Accelerate AI Cloud Adoption

May 29, 2017

In March, Nvidia revealed blueprints for a new open source Tesla GPU-based accelerator – HGX-1 – developed for clouds with Microsoft under its Project Olym Read more…

By Tiffany Trader

Doug Kothe on the Race to Build Exascale Applications

May 29, 2017

Ensuring there are applications ready to churn out useful science when the first U.S. exascale computers arrive in the 2021-2023 timeframe is Doug Kothe’s job Read more…

By John Russell

PRACEdays Reflects Europe’s HPC Commitment

May 25, 2017

More than 250 attendees and participants came together for PRACEdays17 in Barcelona last week, part of the European HPC Summit Week 2017, held May 15-19 at t Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurr Read more…

By Doug Black

HPE Extreme Performance Solutions

Exploring the Three Models of Remote Visualization

The explosion of data and advancement of digital technologies are dramatically changing the way many companies do business. With the help of high performance computing (HPC) solutions and data analytics platforms, manufacturers are developing products faster, healthcare providers are improving patient care, and energy companies are improving planning, exploration, and production. Read more…

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Nvidia CEO Predicts AI ‘Cambrian Explosion’

May 25, 2017

The processing power and cloud access to developer tools used to train machine-learning models are making artificial intelligence ubiquitous across computing pl Read more…

By George Leopold

PGAS Use will Rise on New H/W Trends, Says Reinders

May 25, 2017

If you have not already tried using PGAS, it is time to consider adding PGAS to the programming techniques you know. Partitioned Global Array Space, commonly kn Read more…

By James Reinders

Exascale Escapes 2018 Budget Axe; Rest of Science Suffers

May 23, 2017

President Trump's proposed $4.1 trillion FY 2018 budget is good for U.S. exascale computing development, but grim for the rest of science and technology spend Read more…

By Tiffany Trader

Nvidia Shares Recipe to Accelerate AI Cloud Adoption

May 29, 2017

In March, Nvidia revealed blueprints for a new open source Tesla GPU-based accelerator – HGX-1 – developed for clouds with Microsoft under its Project Olym Read more…

By Tiffany Trader

Doug Kothe on the Race to Build Exascale Applications

May 29, 2017

Ensuring there are applications ready to churn out useful science when the first U.S. exascale computers arrive in the 2021-2023 timeframe is Doug Kothe’s job Read more…

By John Russell

PRACEdays Reflects Europe’s HPC Commitment

May 25, 2017

More than 250 attendees and participants came together for PRACEdays17 in Barcelona last week, part of the European HPC Summit Week 2017, held May 15-19 at t Read more…

By Tiffany Trader

PGAS Use will Rise on New H/W Trends, Says Reinders

May 25, 2017

If you have not already tried using PGAS, it is time to consider adding PGAS to the programming techniques you know. Partitioned Global Array Space, commonly kn Read more…

By James Reinders

Exascale Escapes 2018 Budget Axe; Rest of Science Suffers

May 23, 2017

President Trump's proposed $4.1 trillion FY 2018 budget is good for U.S. exascale computing development, but grim for the rest of science and technology spend Read more…

By Tiffany Trader

Cray Offers Supercomputing as a Service, Targets Biotechs First

May 16, 2017

Leading supercomputer vendor Cray and datacenter/cloud provider the Markley Group today announced plans to jointly deliver supercomputing as a service. The init Read more…

By John Russell

HPE’s Memory-centric The Machine Coming into View, Opens ARMs to 3rd-party Developers

May 16, 2017

Announced three years ago, HPE’s The Machine is said to be the largest R&D program in the venerable company’s history, one that could be progressing tow Read more…

By Doug Black

What’s Up with Hyperion as It Transitions From IDC?

May 15, 2017

If you’re wondering what’s happening with Hyperion Research – formerly the IDC HPC group – apparently you are not alone, says Steve Conway, now senior V Read more…

By John Russell

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

Since our first formal product releases of OSPRay and OpenSWR libraries in 2016, CPU-based Software Defined Visualization (SDVis) has achieved wide-spread adopt Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Last week, Google reported that its custom ASIC Tensor Processing Unit (TPU) was 15-30x faster for inferencing workloads than Nvidia's K80 GPU (see our coverage Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a ne Read more…

By Tiffany Trader

Leading Solution Providers

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which w Read more…

By Tiffany Trader

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling Read more…

By Steve Campbell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Eng Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

As China continues to prove its supercomputing mettle via the Top500 list and the forward march of its ambitious plans to stand up an exascale machine by 2020, Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu's Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural networ Read more…

By Tiffany Trader

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of "quantum supremacy," researchers are stretching the limits of today's most advance Read more…

By Tiffany Trader

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" process Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This