SC13 Research Highlight: Petascale DNS of Turbulent Channel Flow

By Myoungkyu Lee, Nicholas Malaya, and Robert Moser

November 15, 2013

Whether a car on the highway, a plane flying through the air, or a ship in the ocean, all of these transport systems move through fluids. And in nearly all cases, the fluid flowing around these vehicles will be turbulent.

With over 20% of global energy consumption expended on transportation, the large fraction of the energy expended in moving goods and people that is mediated by wall-bounded turbulence is a significant component of the nation’s energy budget. However, despite the energy impact, scientists do not possess a sufficiently detailed understanding of the physics of turbulent flows to permit reliable predictions of the lift or drag of these system.

In order to probe the physics of wall-bounded turbulent flows, a team of scientists at the University of Texas are conducting the largest ever Direct Numerical Simulation (DNS) of wall-bounded turbulence at Ret = 5200. With 242 billion degrees of freedom, this simulation is fifteen times larger than the previously largest channel DNS of Hoyas and Jimenez, conducted in 2006.

In a DNS of turbulence, the equations of fluid motion (the Navier-Stokes equations) are solved, without any modeling, at sufficient resolution to represent all the scales of turbulence. In general, the full three-dimensional data fields of turbulent flow are difficult to obtain experimentally. On the other hand, computer simulations provide exquisitely detailed and highly reliable data, which have driven a number of discoveries regarding the nature of wall-bounded turbulence.

However, the use of DNS to study high speed flows has been hindered by the significant computational expense of the simulations. Resolving all the essential scales of turbulence introduces enormous computational and memory requirements, requiring DNS to be performed on the largest supercomputers. For this reason, DNS is a challenging HPC problem, and is a commonly used application to evaluate the performance of Top-500 systems. Due to the great expense of running a DNS, improving efficiencies in computation allows the simulation of more realistic scenarios (higher Reynolds numbers and larger domains) than would otherwise be possible.

Vortex_structure
Vortex visualization of turbulent flow

M.K.(Myoungkyu) Lee, the lead developer of the new DNS code used in the simulations, will present the results of numerous software optimizations during the Extreme-Scale Applications Session at SC13, on Tuesday, Nov 19th, 1:30PM – 2:00PM. The presentation will detail scaling results across a variety of Top-500 platforms, such as the Texas Advanced Computing Center’s Lonestar and Stampede, the National Center for Supercomputing Applications’ Blue Waters, and Argonne Leadership Computing Facility’s Blue Gene/Q Mira, where the full scientific simulation was conducted.

The results demonstrate that performance is highly dependent on characteristics of the communication network and memory bandwidth, rather than single core performance. On Blue Gene/Q, for instance, the code exhibits approximately 80% strong scaling parallel efficiency at 786K cores relative to performance on 65K cores. The largest benchmark case uses 2.3 trillion grid points and the corresponding memory requirement is 130 Terabytes.

The code was developed using Fourier spectral methods, which are typically preferred for turbulence DNS because of the superior resolution properties, despite the resulting algorithmic need for expensive communication. Optimization was performed to address several major issues: efficiency of banded matrix linear algebra, cache reuse and memory access, threading efficiency and communication for the global data transposes.

A special linear algebra solver was developed, based on a custom matrix data structure in which non-zero elements are moved to otherwise empty elements, reducing the memory requirement by half, which is important for cache management. In addition, it is found that compilers inefficiently optimized the low-level operations on matrix elements for the LU decomposition. As a result, loops were unrolled by hand to improve reuse of data in cache.

Streamwise velocity (sides) and wall-shear stress (top) of turbulent flow between two parallel plates
Streamwise velocity (sides) and wall-shear stress (top) of turbulent flow between two parallel plates

FFTs, on-node data reordering and the time advance were all threaded using OpenMP to enhance single-node performance. These were very effective, with the code demonstrating nearly perfect OpenMP scalability (99%).

The talk will also discuss how replacing the existing library for 3D global Fast Fourier Transforms (P3DFFT) with a new library developed using the FFTW 3.3-MPI library and lead to substantially improved communication performance.

The full scientific simulation used 300 million core hours on ALCF’s BG/Q Mira from the Department of Energy Early Science Program and the Innovative and Novel Computational Impact on Theory and Experiment (INCITE) 2013 Program. Each restart file generated by the simulation is 1.8 TB in size, with approximately eighty such files archived for long term postprocessing and investigation. Postprocessing this large an amount of data is also a supercomputing challenge.

Presentation Information

Title : Petascale Direct Numerical Simulation of Turbulent Channel Flow on up to 786K Cores

Location : Room 201/203

Session : Extreme-Scale Applications

Time :  Tuesday, Nov 19th, 1:30PM – 2:00PM

Presenter : M.K.(Myoungkyu) Lee

SC13 Scheduler : http://sc13.supercomputing.org/schedule/event_detail.php?evid=pap689

About

M.K. (Myoungkyu) Lee is a Ph.D student in Department of Mechanical Engineering at the University of Texas at Austin.
[email protected]

Nicholas Malaya is a researcher in the Center for Predictive Engineering and Computational Sciences (PECOS) within the Institute for Computational Engineering and Sciences (ICES) at The University of Texas at Austin.
[email protected]

Robert D. Moser holds the W. A. “Tex” Moncrief Jr. Chair in Computational Engineering and Sciences and is professor of mechanical engineering in thermal fluid systems. He serves as the director of the ICES Center for Predictive Engineering and Computational Sciences (PECOS) and deputy director of the Institute for Computational Engineering and Sciences(ICES).
[email protected]

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place... Read more…

By Oliver Peckham

Xilinx Says Its New FPGA is World’s Largest

August 21, 2019

In this age of exploding “technology disaggregation” – in which the Big Bang emanating from the Intel x86 CPU has produced significant advances in CPU chips and a raft of alternative, accelerated architectures... Read more…

By Doug Black

Supercomputers Generate Universes to Illuminate Galactic Formation

August 20, 2019

With advanced imaging and satellite technologies, it’s easier than ever to see a galaxy – but understanding how they form (a process that can take billions of years) is a different story. Now, a team of researchers f Read more…

By Oliver Peckham

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Singularity Moves Up the Container Value Chain

August 20, 2019

The enterprise version of the Singularity HPC container platform released this week by Sylabs is designed to allow users to create, secure and share the high-end containers in self-hosted production deployments. The e Read more…

By George Leopold

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place... Read more…

By Oliver Peckham

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Inter Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

In Wake of Nvidia-Mellanox: Xilinx to Acquire Solarflare

April 25, 2019

With echoes of Nvidia’s recent acquisition of Mellanox, FPGA maker Xilinx has announced a definitive agreement to acquire Solarflare Communications, provider Read more…

By Doug Black

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This