SC13 Research Highlight: There Goes the Performance Neighborhood…

By Drs. Abhinav Bhatele, Kathryn Mohror, Steven Langer & Katherine Isaacs

November 16, 2013

Message passing can take up a significant fraction of the run time for massively parallel science simulation codes. Consistently high message passing rates are required for these codes to deliver good performance. At Supercomputing 2013 (SC13), our research team from Lawrence Livermore (LLNL) will present the results of our study that show that run-to-run variability in message passing rates can reduce throughput by 30% or more due to contention with other jobs for the network links.

Performance variability can result in individual jobs running slower, which in turn can lead to a longer wait for the science results and increase the waiting time in the queue for other jobs.  Reducing such variability could improve overall throughput at a computer center and save energy costs.  Performance variability also impacts the development cycle for high-performance computing (HPC) applications. It can complicate tasks such as: debugging performance issues in an application code, quantifying the effects of code changes on performance, measuring the effects of compiler or system software changes, and determining how much time to request for a batch job. Thus, we set out to investigate the possible sources of such performance variability on supercomputer systems.

In our study, we focused on pF3D, a code that simulates laser-plasma interactions in experiments at the National Ignition Facility at LLNL.  In 2011, we began doing production runs of pF3D on Cielo, a 1.37 Petaflop/s Cray XE6 system installed at Los Alamos. Concurrently, we ran pF3D on Dawn, an IBM Blue Gene/P system at LLNL. The run times of identical jobs on Cielo varied by 20% while there was very little variability on Dawn. The differences in run time were due to varying message passing rates. These early results prompted us to do a systematic study of message rate variability on three U.S.  Department of Energy (DOE) supercomputers: Intrepid, an IBM Blue Gene/P at Argonne (ANL), Mira, an IBM Blue Gene/Q at Argonne, and Hopper, a Cray XE6 at Lawrence Berkeley (LBNL).

Over the course of forty-five days, we submitted a short benchmarking run of pF3D every day to record the performance behavior of the application and some information about the system state, including the shape of the job partition allocated to the job, and other jobs running on the system and their node allocations. The “shape” of the job partition refers to the physical locations of the allocated nodes in the interconnect topology of the system.  Mira has a five-dimensional torus interconnect while Hopper and Intrepid have a three-dimensional torus interconnect. Below, we show a plot of the average messaging rate for each job as a function of when it was run on the three systems.  We compute the average messaging rate by dividing the total volume of communication in bytes by the total time spent in sending the messages over the network.

AbRevise

Click to enlarge

We see that on the IBM systems, Intrepid and Mira, there is negligible variation in the messaging performance. However, on the Cray system (Hopper), the slowest job on any given day may run at half the speed of the fastest job. Application users choose the amount of work to assign to each batch job to ensure that there is sufficient time to save results even on a day with poor performance.  This results in less average work completed per batch job than on a system with repeatable performance and the need for more batch job slots (and more calendar days) to complete a simulation.

In this SC13 paper (presentation schedule below), we attempt to narrow down the root causes of this performance variability on Hopper.  Several factors can make the performance of an application variable within and across batch jobs. These factors include noise from operating system (OS) daemons, communication variability arising from the shape of the allocated partition, and interference from other jobs sharing the same network links.  Below, we present observational evidence that indicates which factor leads to the highest performance variability. We show the placement of pF3D (blue) and conflicting jobs (other colors) on Hopper for two separate short runs in the figure below. The job from April 11 (left) yielded a messaging rate nearly 25% below that of the job run on April 16 (right). The two jobs had the same node placement, but the slower April 11 job was surrounded by several other jobs, including a large communication-heavy job (green).  More detailed analysis that provides stronger evidence for the effect of inter-job interference on performance can be found in the paper.

same-shape-different-rates

Acknowledgement: This work was performed under the auspices of the U.S. Department of Energy by Lawrence Livermore National Laboratory under Contract DE-AC52-07NA27344. This work was funded by the Laboratory Directed Research and Development Program at LLNL under project tracking codes 13-ERD-055 and 13-FS-002 (LLNL-MI-645823).

Read more about this research at https://computation-rnd.llnl.gov/extreme-computing/interconnection-networks.php

Presentation Schedule:

Authors: Abhinav Bhatele, Kathryn Mohror, Steven H. Langer, Katherine E. Isaacs

Day: Tuesday (November 19, 2013)

Time: 4:00 – 4:30 PM

Location: 401/402/403

About the Authors

bhateleDr. Abhinav Bhatele is a computer scientist in the Center for Applied Scientific Computing at Lawrence Livermore National Laboratory. His interests lie in performance optimizations through analysis, visualization and tuning and developing algorithms for high-end parallel systems.

 

mahKathryn Mohror is a computer scientist at Lawrence Livermore National Laboratory (LLNL). She is a member of the Scalability Team at LLNL and her research on high-end computing systems is currently focused on scalable fault tolerant computing and performance measurement and analysis.
Steven Langer is currently a computational physicist at Lawrence Livermore National Laboratory. His research interests include inertial confinement fusion, performance analysis of HPC applications, scalability of message passing and I/O in applications, and understanding how to modify multi-physics simulation codes to run efficiently on upcoming exascale hardware.
Katherine Isaacs is a graduate student at the University of California, Davis. Her research focuses on information visualization techniques for performance analysis.
Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Hedge Funds (with Supercomputing help) Rank First Among Investors

May 22, 2017

In case you didn’t know, The Quants Run Wall Street Now, or so says a headline in today’s Wall Street Journal. Quant-run hedge funds now control the largest Read more…

By John Russell

IBM, D-Wave Report Quantum Computing Advances

May 18, 2017

IBM said this week it has built and tested a pair of quantum computing processors, including a prototype of a commercial version. That progress follows an an Read more…

By George Leopold

PRACEdays 2017 Wraps Up in Barcelona

May 18, 2017

Barcelona has been absolutely lovely; the weather, the food, the people. I am, sadly, finishing my last day at PRACEdays 2017 with two sessions: an in-depth loo Read more…

By Kim McMahon

US, Europe, Japan Deepen Research Computing Partnership

May 18, 2017

On May 17, 2017, a ceremony was held during the PRACEdays 2017 conference in Barcelona to announce the memorandum of understanding (MOU) between PRACE in Europe Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Exploring the Three Models of Remote Visualization

The explosion of data and advancement of digital technologies are dramatically changing the way many companies do business. With the help of high performance computing (HPC) solutions and data analytics platforms, manufacturers are developing products faster, healthcare providers are improving patient care, and energy companies are improving planning, exploration, and production. Read more…

NSF, IARPA, and SRC Push into “Semiconductor Synthetic Biology” Computing

May 18, 2017

Research into how biological systems might be fashioned into computational technology has a long history with various DNA-based computing approaches explored. N Read more…

By John Russell

DOE’s HPC4Mfg Leads to Paper Manufacturing Improvement

May 17, 2017

Papermaking ranks third behind only petroleum refining and chemical production in terms of energy consumption. Recently, simulations made possible by the U.S. D Read more…

By John Russell

PRACEdays 2017: The start of a beautiful week in Barcelona

May 17, 2017

Touching down in Barcelona on Saturday afternoon, it was warm, sunny, and oh so Spanish. I was greeted at my hotel with a glass of Cava to sip and treated to a Read more…

By Kim McMahon

NSF Issues $60M RFP for “Towards a Leadership-Class” System

May 16, 2017

In case you missed it, the National Science Foundation issued the request for proposals (RFP) for the next ‘Towards a Leadership-Class Computing Facility – Read more…

By John Russell

Cray Offers Supercomputing as a Service, Targets Biotechs First

May 16, 2017

Leading supercomputer vendor Cray and datacenter/cloud provider the Markley Group today announced plans to jointly deliver supercomputing as a service. The init Read more…

By John Russell

HPE’s Memory-centric The Machine Coming into View, Opens ARMs to 3rd-party Developers

May 16, 2017

Announced three years ago, HPE’s The Machine is said to be the largest R&D program in the venerable company’s history, one that could be progressing tow Read more…

By Doug Black

What’s Up with Hyperion as It Transitions From IDC?

May 15, 2017

If you’re wondering what’s happening with Hyperion Research – formerly the IDC HPC group – apparently you are not alone, says Steve Conway, now senior V Read more…

By John Russell

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

HPE Launches Servers, Services, and Collaboration at GTC

May 10, 2017

Hewlett Packard Enterprise (HPE) today launched a new liquid cooled GPU-driven Apollo platform based on SGI ICE architecture, a new collaboration with NVIDIA, a Read more…

By John Russell

IBM PowerAI Tools Aim to Ease Deep Learning Data Prep, Shorten Training 

May 10, 2017

A new set of GPU-powered AI software announced by IBM today brings automation to many of the tedious, time consuming and complex aspects of AI project on-rampin Read more…

By Doug Black

Bright Computing 8.0 Adds Azure, Expands Machine Learning Support

May 9, 2017

Bright Computing, long a prominent provider of cluster management tools for HPC, today released version 8.0 of Bright Cluster Manager and Bright OpenStack. The Read more…

By John Russell

Microsoft Azure Will Debut Pascal GPU Instances This Year

May 8, 2017

As Nvidia's GPU Technology Conference gets underway in San Jose, Calif., Microsoft today revealed plans to add Pascal-generation GPU horsepower to its Azure clo Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

Since our first formal product releases of OSPRay and OpenSWR libraries in 2016, CPU-based Software Defined Visualization (SDVis) has achieved wide-spread adopt Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Last week, Google reported that its custom ASIC Tensor Processing Unit (TPU) was 15-30x faster for inferencing workloads than Nvidia's K80 GPU (see our coverage Read more…

By Tiffany Trader

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a ne Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which w Read more…

By Tiffany Trader

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling Read more…

By Steve Campbell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Eng Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular Read more…

By John Russell

HPC Startup Advances Auto-Parallelization’s Promise

January 23, 2017

The shift from single core to multicore hardware has made finding parallelism in codes more important than ever, but that hasn't made the task of parallel progr Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu's Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural networ Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

As China continues to prove its supercomputing mettle via the Top500 list and the forward march of its ambitious plans to stand up an exascale machine by 2020, Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This