Micron Exposes the Double Life of Memory with Automata Processor

By Nicole Hemsoth

November 22, 2013

If we had to take a pick from some of the most compelling announcements from SC13, the news from memory vendor (although that narrow distinction may soon change) Micron about its new Automata processor is at the top of the list. While at this point there’s still enough theory to lead us to file this under a technology to watch, the concept is unique in what it promises—both to Micron’s future and the accelerator/CPU space for some key HPC-oriented workloads.

In a nutshell, the Automata processor is a programmable silicon device that lends itself to handling high speed search and analysis across massive, complex, unstructured data. As an alternate processing engine for targeted areas, it taps into the inner parallelism inherent to memory to provide a robust and absolutely remarkable (if early benchmarks are to be believed) option for certain types of processing.

specs2

For starters, here’s what not to expect from Micron’s foray into the processor jungle. First, this is not something that will snap in to replace CPUs. Despite what some of the recent press elsewhere has described, these are a lot less like pure CPU competitors (at least at this point) and more like specialty accelerators (think FPGAs versus Xeons, for example).  These have been designed for a specific set of workloads, including network security, image processing, bioinformatics and select codes that propel the work of our three-letter overlords. The benefit here is that these are programmable, and in some ways reconfigurable and can chew on large-scale unstructured data analytics problems that the average conventional fixed word-width processors can’t always handle well.

Paul Dlugosch is director of Automata Processor Development in the Architecture Development Group of Micron’s DRAM division. “One thing people don’t understand well, aside from those memory researchers or people in this industry, is that any memory device is by nature a very highly parallel device. In fact, he says, “most of the power of that parallelism is left on the table and unused.”

He said that Micron has been stealthily developing their Automata technology for seven years—a process that was fed by a fundamental change in how they were thinking about memory’s role in large-scale systems. As Dlugosch told us, his company has been instrumental in rethinking memory with the Hybrid Memory Cube, but the memory wall needed some new ladders. The first rungs of which were those realizations that memory could be doing double-duty, so to speak.

At the beginning of their journey into automata territory, he said there were some fundamental questions about what caused the saturation of the memory interface and whether or not simply increasing bandwidth was the right approach. From there they started to think beyond the constraints of modern architectures in terms of how memory evolved in the first place.

Among the central questions are whether or not memory could be used as something other than a storage device. Further, the team set about investigating whether multicore concepts offered the shortest inroads to a high degree of parallelism. Also, they wondered if software that is comprised of sequential instructions and issued to an execution pipeline was a necessary component of systems or if there was a better way.

What’s most interesting about these lines of questioning is that his team started to realize that it might be possible that the memory wall was not erected because of memory bandwidth, but rather it was the symptom of a more profound root cause found elsewhere. That hidden weak point, said Dlugosch, is overall processor inefficiency. “What’s different about the automata processor is that rather than just trying to devise a means to transfer more information across a physical memory interface, we instead started asking why the mere need for high bandwidth is present.”

Micron Automata slide

The specs you see there are a bit difficult to make sense of since semiconductors aren’t often measured in this way. For example, placing value on how many path decisions can be made per second in a semiconductor device working on graph problems or executing non-deterministic finite automata is a bit esoteric, but even with a basic grasp consider that in one single Automata processor it has this capacity. And you’re not limited to one, either, since this is a scalable mechanism. The Automata director tells us that this is, in theory, as simple as adding more memory. In other words, one can put 8 Automata processors on a memory module–that memory module can then plug into a DIMM, and since you can have more than one it’s possible that it can scale this processing power just like memory.

What one can expect on the actual “real” use front is a fully developed SDK that will let end users compile automata and load those into the processor fabric, allowing them to execute as many automata in parallel against large datasets as the user can fit into one or more of the Automata processors. The idea here is that users will develop their own machines.

As one might imagine, however, the programming environment presents some significant challenges, but Micron is tapping into some of its early partners to make some inroads into this area. Their base low-level underpinnings are, as Dlugosch admitted, “not as expressive as we’d like it to be to get the full power from this chip,” but they’re working it via their own ANML (Automata Network Markup Language) to let users construct Automata machines programmatically or almost in the sense of a full custom design Micron supports via a visual workbench. “You can think of it like circuit design for the big data analytics machines that users want to deploy in the fabric,” he said.

Outside of the technology itself, one should note that Micron is leveraging an existing process and facility to manufacture this processor. In other words, despite the long R&D cycle behind it, the overhead for production looks to be relatively minimal.

Automata processing is a fringe concept, but one that was obscure enough for Micron to take to market in the name. “A lot of people aren’t familiar with automata,” said Dlugosch. “We thought about this a great deal before we decided to call this an automata processor—even though automata are implemented as conventional algorithms in a variety of ways in a variety of applications. They’re not always recognized as automata, but in the areas and end use cases we’re targeting they are and will be used and the concept of automata computing will become more common starting in the HPC space first.”

Even if many aren’t immediately familiar with automata, it’s Micron’s hope that its processor will drive recognition of this processor type into the mainstream—and hopefully directly into the laps of big government, life sciences and other companies in need of high performance large-scale data processing.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Hedge Funds (with Supercomputing help) Rank First Among Investors

May 22, 2017

In case you didn’t know, The Quants Run Wall Street Now, or so says a headline in today’s Wall Street Journal. Quant-run hedge funds now control the largest Read more…

By John Russell

IBM, D-Wave Report Quantum Computing Advances

May 18, 2017

IBM said this week it has built and tested a pair of quantum computing processors, including a prototype of a commercial version. That progress follows an an Read more…

By George Leopold

PRACEdays 2017 Wraps Up in Barcelona

May 18, 2017

Barcelona has been absolutely lovely; the weather, the food, the people. I am, sadly, finishing my last day at PRACEdays 2017 with two sessions: an in-depth loo Read more…

By Kim McMahon

US, Europe, Japan Deepen Research Computing Partnership

May 18, 2017

On May 17, 2017, a ceremony was held during the PRACEdays 2017 conference in Barcelona to announce the memorandum of understanding (MOU) between PRACE in Europe Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Exploring the Three Models of Remote Visualization

The explosion of data and advancement of digital technologies are dramatically changing the way many companies do business. With the help of high performance computing (HPC) solutions and data analytics platforms, manufacturers are developing products faster, healthcare providers are improving patient care, and energy companies are improving planning, exploration, and production. Read more…

NSF, IARPA, and SRC Push into “Semiconductor Synthetic Biology” Computing

May 18, 2017

Research into how biological systems might be fashioned into computational technology has a long history with various DNA-based computing approaches explored. N Read more…

By John Russell

DOE’s HPC4Mfg Leads to Paper Manufacturing Improvement

May 17, 2017

Papermaking ranks third behind only petroleum refining and chemical production in terms of energy consumption. Recently, simulations made possible by the U.S. D Read more…

By John Russell

PRACEdays 2017: The start of a beautiful week in Barcelona

May 17, 2017

Touching down in Barcelona on Saturday afternoon, it was warm, sunny, and oh so Spanish. I was greeted at my hotel with a glass of Cava to sip and treated to a Read more…

By Kim McMahon

NSF Issues $60M RFP for “Towards a Leadership-Class” System

May 16, 2017

In case you missed it, the National Science Foundation issued the request for proposals (RFP) for the next ‘Towards a Leadership-Class Computing Facility – Read more…

By John Russell

Cray Offers Supercomputing as a Service, Targets Biotechs First

May 16, 2017

Leading supercomputer vendor Cray and datacenter/cloud provider the Markley Group today announced plans to jointly deliver supercomputing as a service. The init Read more…

By John Russell

HPE’s Memory-centric The Machine Coming into View, Opens ARMs to 3rd-party Developers

May 16, 2017

Announced three years ago, HPE’s The Machine is said to be the largest R&D program in the venerable company’s history, one that could be progressing tow Read more…

By Doug Black

What’s Up with Hyperion as It Transitions From IDC?

May 15, 2017

If you’re wondering what’s happening with Hyperion Research – formerly the IDC HPC group – apparently you are not alone, says Steve Conway, now senior V Read more…

By John Russell

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

HPE Launches Servers, Services, and Collaboration at GTC

May 10, 2017

Hewlett Packard Enterprise (HPE) today launched a new liquid cooled GPU-driven Apollo platform based on SGI ICE architecture, a new collaboration with NVIDIA, a Read more…

By John Russell

IBM PowerAI Tools Aim to Ease Deep Learning Data Prep, Shorten Training 

May 10, 2017

A new set of GPU-powered AI software announced by IBM today brings automation to many of the tedious, time consuming and complex aspects of AI project on-rampin Read more…

By Doug Black

Bright Computing 8.0 Adds Azure, Expands Machine Learning Support

May 9, 2017

Bright Computing, long a prominent provider of cluster management tools for HPC, today released version 8.0 of Bright Cluster Manager and Bright OpenStack. The Read more…

By John Russell

Microsoft Azure Will Debut Pascal GPU Instances This Year

May 8, 2017

As Nvidia's GPU Technology Conference gets underway in San Jose, Calif., Microsoft today revealed plans to add Pascal-generation GPU horsepower to its Azure clo Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Last week, Google reported that its custom ASIC Tensor Processing Unit (TPU) was 15-30x faster for inferencing workloads than Nvidia's K80 GPU (see our coverage Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

Since our first formal product releases of OSPRay and OpenSWR libraries in 2016, CPU-based Software Defined Visualization (SDVis) has achieved wide-spread adopt Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a ne Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which w Read more…

By Tiffany Trader

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling Read more…

By Steve Campbell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Eng Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular Read more…

By John Russell

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu's Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural networ Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

As China continues to prove its supercomputing mettle via the Top500 list and the forward march of its ambitious plans to stand up an exascale machine by 2020, Read more…

By Tiffany Trader

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of "quantum supremacy," researchers are stretching the limits of today's most advance Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This