RSC Packs a Petaflops of Xeon Phi in a Rack

By Timothy Prickett Morgan

November 27, 2013

RSC Group, a four-year-old maker of clusters based in Moscow that has created some of the most energy efficient machines installed in Russia, got plenty of attention last week at SC13 with its new PetaStream system.

Like many top-end systems created today, the PetaStream is a hybrid design, and in this case it mixes a modest number of Xeon processors from Intel with a much larger number of Xeon Phi X86 coprocessors to get more than 1 petaflops of aggregate double-precision number-crunching power into a single rack.

The PetaStream system cheats a little bit on the server density by using a non-standard rack that is a meter wide (3.28 feet). A standard server rack is 19 inches on the inside and usually around 24 inches (two feet) on the outside. That said, the PetaStream system still points the way to the kind of dense packaging of compute capacity that will be necessary to approach exascale compute capacities in the next decade.

The PetaStream system has an Intel Xeon E5-2690 v2 processor as the basis of each node in the machine. This is the new ten-core “Ivy Bridge-EP” processor, which was announced by Intel in September and which clocks at 3 GHz. RSC is using Intel’s S1600JP motherboard, which was designed for single-socket, half-wide server nodes but which can accept the E5-2690 v2 chip, which was made for two-socket machines. Each one of the Xeon E5 processors has eight Xeon Phi coprocessors hanging off its PCI-Express bus. The system has an embedded version of the Xeon Phi that has 60 cores and 240 threads on each “Knights Corner” chip, which delivers over 1 teraflops of peak performance on double-precision calculations. This Xeon Phi card has 8 GB of GDDR5 memory and runs a skinny Linux operating system for workloads that are offloaded from the CPU.

Customers can use Intel True Scale or Mellanox Connect-IB adapter cards on the server nodes to link out to InfiniBand or Ethernet interconnects. With the two PCI-Express 3.0 x16 slots, RSC suggests that four InfiniBand ports running at 40 Gb/sec (QDR) or 56 Gb/sec (FDR) coming out of the module is a reasonable configuration where high bandwidth and low latency are important.

The Xeon and Xeon Phi components are packaged up in a compute module that has direct liquid cooling on all of the hot components in the module. Either water or glycol can be used as the coolant for the machine, according to Alexander Moskovsky, CEO at RSC Group. The liquid cooling system is designed to allow as much as 400 kilowatts of electricity to be consumed by the rack’s components and then pulled off as heat.

rsc-petastream-architecture

The PetaStream modules have room for five solid state drives for local storage on the cluster, and RSC has chosen Intel’s DC S3700 or DC S3500 series drives for the PetaStream machine, which have 800 GB of capacity. With all 640 SSDs in the rack, that gives 512 TB of storage.

The PetaStream system rack slides compute modules in both the back and the front of the rack, for a total of 128 modules. That yields 1,024 Xeon Phi coprocessors for a total of 61,440 cores and 245,760 threads, all crammed into a rack that is 7.2 feet tall and measures 3.28 feet on a side.

“Our calculations show that one rack of RSC PetaStream is close to eight racks of X86 servers,” Alexey Shmelev, chief operations officer and co-founder of RSC, explained at the launch of the machine at SC13 last week. “This is not the measurement of peak theoretical performance, but the measurement on real applications.” And, he added, the PetaStream system required half of the energy as the X86 machine to solve the same problem.

Because the machine can be configured in a number of different ways, RSC was reluctant to provide a base price for the PetaStream rack. But Moskovsky said that the Xeon Phi cards were a big part of the system cost, which stands to reason given that there are 1,024 of them in the rack. When pressed about how the PetaStream machine would compare to a plain vanilla cluster of X86 servers, Moskovsky said that that the “flops per dollar would be price competitive” and left it at that.

The idea that is espoused again and again in cluster designs with compute offload, liquid cooling, or both is that the benefits of these technologies pay for themselves in savings in space, power, and cooling. That is true so long as a customer has the kind of software that can be tweaked to offload routines to the Xeon Phi coprocessor – and the time to make such changes to their code.

The PetaStream machine will be even more interesting when Intel ships its next generation “Knights Landing” Xeon Phi chip, which Intel talked a bit more about at SC13 last week. This Xeon Phi chip will have its own local memory on the die as well as DDR4 memory on the package; it will also plug into its own socket on a system board and will be available as a standalone compute module that no longer needs a Xeon processor telling it what to do over the PCI bus.

The roadmaps that we have seen show the Knights Landing chip delivering around 3 teraflops of double-precision math and coming to market in 2015 or so. In theory, a PetaStream rack could triple up to 3 petaflops in its rack without too much effort. It looks like the Knights Landing chip will have about the same thermal envelope as the current Knights Corner Xeon Phi chips, so putting a larger number of Xeon Phi chips into a PetaStream rack is probably not going to be easy even if it is possible. Then again, that is what engineering is all about, and RSC has time to figure out how to cram even more compute into a rack.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This