HPC Progress Starting from 10X

By Bill Sembrat

December 4, 2013

I was fortunate to have worked very closely with Seymour Cray for many years in many different roles and capacities. I started working with Seymour and Seymour’s machines at Control Data Corp. I was the Account Manager at Lawrence Livermore National Lab when Sid Fernbach was the “leader” and then the Account Manager at DOE. Although I took it for granted at the time, I was in “graduate school” between the world’s leading designer and the world’s leading user. I sometimes think about that very special set of circumstances and didn’t realize how very special it was taking it all for granted and thinking that it was the way all high tech companies and users worked. Before Seymour died I also worked with him at Cray Computer Corp and then at SRC Computers. I left SRC Computers after Seymour died.

Now, reflecting on the past and looking towards the future let’s think about performance increases and how to get some significant performance increases. A reasonable starting goal is to look for performance increase of 10X with a pathway to get, at least, another 10X.

Consider the problems and issues. It’s hard to add more racks and because of power, heat and other considerations, we have to look at other areas. It would be nice if we can just go to the most fundamental part and get transistors to switch 10X faster. Faster electron transmission would be nice too. It would be easy if we could reach in and turn the dials up ignoring, for the moment, heat dissipation and transmission delays. This is why there is tremendous effort being spent on speeding up transistors. Well, let’s consider changing to gallium arsenide transistors. Seymour changed from silicon to gallium arsenide for speed and some other characteristics including reduced power requirements and a few others, but even then with gallium arsenide we will still face limits. A lot of labs around the world are working on faster transistors including a silicon-germanium composite, so there is some hope for faster devices. As I understand, these improvements are around 2X-4X or so, but even 2X would be great. Well, we are reaching limits (and can’t just get around some physical limitations) so this approach is not going to get us very far down the road, and herein lies the most significant issue.

In search of speed in the late 1950’s Seymour changed from germanium transistors to new transistors from a new start up company in California, Fairchild Semiconductor, “Planar Silicon Transistors”. Of course, that was before the label of “Silicon Valley” existed. Seymour may have been the first, if not one of the first to use silicon transistors for HPC, also well before the label of “HPC”. This was for the Control Data Corp 6600. The 6600 was a revolutionary machine that also greatly expanded the existing computer model addressing real code and real workload issues. If you take a “Big Picture” look at the 6600 you would see that it exploited the “RAM” model foretelling the future. We have all been on a pathway set by a model, which was already, somewhat, fully exploited with the 6600. The model hasn’t really changed and really all we have been doing over the last several decades is riding the coattails of technology improvements, tweaking the model, improving it here and there, and adding parallelism. In search of faster serial speed for the Cray 3 and Cray 4 Seymour was again to change, this time, from silicon to gallium arsenide transistors.

We cannot expect technology to get us large improvements, therefore, we have to address fundamental model changes on how we process codes and work loads. The guys in the farmhouse in Princeton thought they were in “fat city” when they came up with the idea of using CRTs as random access memory (RAM). As I remember each CRT was 40 words by 40 bits. They had a few CRTs, which was, at the time, all of the random access memory that existed on the planet. They were losing bits until they discovered that sunlight coming in the windows hit the CRTs resulting in dropping bits. They had to cover up all the windows. I would like to know what they were thinking and considering as options besides RAM and CRTs, but did not use and why. They were free thinkers and unencumbered by RAM or even users at the time. Over the last 50 years many root models changes were considered so it is important to understand the history, circumstances and compromises made at the time.

Even if you can come up with a plan to get to a 10X improvement (and if we just assume that we can) you arrive with a lot of problems to be overcome. Here we run in into that issue that seems to always come up with any speed improvement, memory, but you also come face-to-face with just moving stuff around and the limitations of even using wire. And one always needs to keep in mind power and transmission issues. We find several technology brick walls coming at us at one time. So, this technology driven path does not seem to be easy, quick or may not be cost effective. That said we would still welcome (and use!) any technology improvements.

Since improvements in technology will only get us so far, I am suggesting, just as Seymour was driven, to look at root level model changes; this may be the only way to see large improvements of 10X, and a path to another 10X or more. Seymour was always pushing speed and many may be surprised to know that follow on machines to the Cray 4 were quite different but also technology driven as usual. They follow further attempts to include additional parallelism in an electrical structure without abandoning the serial structure of computer programs and adding in features that became possible because of advances in technology. Seymour was a “free thinker” always considering and thinking about root model changes that would become necessary. Root level model changes are more easily considered and understood if you consider both the details and big picture coupled with broad based historical knowledge.

If we can start with a blank sheet, it is always good to keep in mind that there is a great need to reduce power and the easy way is to just make everything simpler and eliminate or reduce parts. It’s time to also go back to the very source and reconsider just how users are using machines and what they are trying to accomplish. In other words go back to look not only how real codes load the machine, but how and what they are trying to accomplish. Then we need to go back address different new and faster models. I really don’t think we in the computer business have been good vendors to our users. We have been forcing users to become computer experts just to use our machines. Users are just using a “tool” to get there work done and really don’t care about all this “technology” that we force them to understand in order to use computers. And the complexities are only increasing, with various types of parallelism, cache levels, threads, threadblocks, etc. Seymour always looked at applying his “gift” to give other people a better, faster, simpler, easier to use “tool” to better understand the world around us.

Seymour would sometimes get tired of my continued questions about what else he was thinking about and why he didn’t use it or go in a different direction. Given the right circumstances, Seymour was disarmingly straightforward. At the right time Seymour even welcomed a discussion because, I think, it gave him a way to talk about what he was thinking; it was part of his discovery process when he came to difficult questions or a roadblock. I found I learned much more from what was thrown out and the process to the answer, especially when most answers seemed quite simple – it’s the “Why didn’t I think of that?” moment. The real question becomes not the answer, but rather, if it’s so simple, why didn’t I think of that? You may quickly find that it was really not that simple or you were not asking the right question. Understanding the answer, going to the root and also understanding the history is always much better and far richer if you can and are able to understand all the “whys.” Sometimes, we are all too ready to just look for the “answer.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Google Launches New Machine Learning Journal

March 22, 2017

On Monday, Google announced plans to launch a new peer review journal and “ecosystem” Read more…

By John Russell

Swiss Researchers Peer Inside Chips with Improved X-Ray Imaging

March 22, 2017

Peering inside semiconductor chips using x-ray imaging isn’t new, but the technique hasn’t been especially good or easy to accomplish. Read more…

By John Russell

LANL Simulation Shows Massive Black Holes Break “Speed Limit”

March 21, 2017

A new computer simulation based on codes developed at Los Alamos National Laboratory is shedding light on how supermassive black holes could have formed in the early universe contrary to most prior models which impose a limit on how fast these massive ‘objects’ can form. Read more…

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

HPE Extreme Performance Solutions

HFT Firms Turn to Co-Location to Gain Competitive Advantage

High-frequency trading (HFT) is a high-speed, high-stakes world where every millisecond matters. Finding ways to execute trades faster than the competition translates directly to greater revenue for firms, brokerages, and exchanges. Read more…

Intel Ships Drives Based on 3-D XPoint Non-volatile Memory

March 20, 2017

Intel Corp. has begun shipping new storage drives based on its 3-D XPoint non-volatile memory technology as it targets data-driven workloads. Read more…

By George Leopold

Researchers Recreate ‘El Reno’ Tornado on Blue Waters Supercomputer

March 16, 2017

The United States experiences more tornadoes than any other country. About 1,200 tornadoes touch down each each year in the U.S. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

New Japanese Supercomputing Project Targets Exascale

March 14, 2017

Another Japanese supercomputing project was revealed this week, this one from emerging supercomputer maker, ExaScaler Inc., and Keio University. The partners are working on an original supercomputer design with exascale aspirations. Read more…

By Tiffany Trader

Nvidia Debuts HGX-1 for Cloud; Announces Fujitsu AI Deal

March 9, 2017

On Monday Nvidia announced a major deal with Fujitsu to help build an AI supercomputer for RIKEN using 24 DGX-1 servers. Read more…

By John Russell

HPC4Mfg Advances State-of-the-Art for American Manufacturing

March 9, 2017

Last Friday (March 3, 2017), the High Performance Computing for Manufacturing (HPC4Mfg) program held an industry engagement day workshop in San Diego, bringing together members of the US manufacturing community, national laboratories and universities to discuss the role of high-performance computing as an innovation engine for American manufacturing. Read more…

By Tiffany Trader

AMD Expands Exascale Vision at IEEE HPC Symposium

March 7, 2017

With the race towards exascale heating up – for example, the Exascale Computing Program PathForward awards are expected soon – AMD delivered more details of its exascale vision at last month’s 23rd IEEE Symposium on High Performance Computer Architecture. The chipmaker presented an “Exascale Node Architecture (ENA) as the primary building block for exascale machine” including descriptions of component, interconnect, and packaging strategy along with simulation benchmarks to bolster its case. Read more…

By John Russell

For IBM/OpenPOWER: Success in 2017 = (Volume) Sales

January 11, 2017

To a large degree IBM and the OpenPOWER Foundation have done what they said they would – assembling a substantial and growing ecosystem and bringing Power-based products to market, all in about three years. Read more…

By John Russell

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a new board design for NVLink-equipped Pascal P100 GPUs that will create another entrant to the space currently occupied by Nvidia's DGX-1 system, IBM's "Minsky" platform and the Supermicro SuperServer (1028GQ-TXR). Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which will be Japan’s “fastest AI supercomputer,” Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular offerings such as Caffe, Theano, and Torch. Read more…

By John Russell

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. Read more…

By John Russell

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling was pretty much the exclusive realm of the Cray-2 and IBM mainframe class products. That’s changing. We are now seeing an emergence of x86 class server products with exotic plumbing technology ranging from Direct-to-Chip to servers and storage completely immersed in a dielectric fluid. Read more…

By Steve Campbell

BioTeam’s Berman Charts 2017 HPC Trends in Life Sciences

January 4, 2017

Twenty years ago high performance computing was nearly absent from life sciences. Today it’s used throughout life sciences and biomedical research. Genomics and the data deluge from modern lab instruments are the main drivers, but so is the longer-term desire to perform predictive simulation in support of Precision Medicine (PM). There’s even a specialized life sciences supercomputer, ‘Anton’ from D.E. Shaw Research, and the Pittsburgh Supercomputing Center is standing up its second Anton 2 and actively soliciting project proposals. There’s a lot going on. Read more…

By John Russell

Leading Solution Providers

HPC Startup Advances Auto-Parallelization’s Promise

January 23, 2017

The shift from single core to multicore hardware has made finding parallelism in codes more important than ever, but that hasn’t made the task of parallel programming any easier. Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu’s Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural network training and now they are sharing their implementation with the larger deep learning community. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

IDG to Be Bought by Chinese Investors; IDC to Spin Out HPC Group

January 19, 2017

US-based publishing and investment firm International Data Group, Inc. (IDG) will be acquired by a pair of Chinese investors, China Oceanwide Holdings Group Co., Ltd. Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

Intel and Trump Announce $7B for Fab 42 Targeting 7nm

February 8, 2017

In what may be an attempt by President Trump to reset his turbulent relationship with the high tech industry, he and Intel CEO Brian Krzanich today announced plans to invest more than $7 billion to complete Fab 42. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This