HPC Progress Starting from 10X

By Bill Sembrat

December 4, 2013

I was fortunate to have worked very closely with Seymour Cray for many years in many different roles and capacities. I started working with Seymour and Seymour’s machines at Control Data Corp. I was the Account Manager at Lawrence Livermore National Lab when Sid Fernbach was the “leader” and then the Account Manager at DOE. Although I took it for granted at the time, I was in “graduate school” between the world’s leading designer and the world’s leading user. I sometimes think about that very special set of circumstances and didn’t realize how very special it was taking it all for granted and thinking that it was the way all high tech companies and users worked. Before Seymour died I also worked with him at Cray Computer Corp and then at SRC Computers. I left SRC Computers after Seymour died.

Now, reflecting on the past and looking towards the future let’s think about performance increases and how to get some significant performance increases. A reasonable starting goal is to look for performance increase of 10X with a pathway to get, at least, another 10X.

Consider the problems and issues. It’s hard to add more racks and because of power, heat and other considerations, we have to look at other areas. It would be nice if we can just go to the most fundamental part and get transistors to switch 10X faster. Faster electron transmission would be nice too. It would be easy if we could reach in and turn the dials up ignoring, for the moment, heat dissipation and transmission delays. This is why there is tremendous effort being spent on speeding up transistors. Well, let’s consider changing to gallium arsenide transistors. Seymour changed from silicon to gallium arsenide for speed and some other characteristics including reduced power requirements and a few others, but even then with gallium arsenide we will still face limits. A lot of labs around the world are working on faster transistors including a silicon-germanium composite, so there is some hope for faster devices. As I understand, these improvements are around 2X-4X or so, but even 2X would be great. Well, we are reaching limits (and can’t just get around some physical limitations) so this approach is not going to get us very far down the road, and herein lies the most significant issue.

In search of speed in the late 1950’s Seymour changed from germanium transistors to new transistors from a new start up company in California, Fairchild Semiconductor, “Planar Silicon Transistors”. Of course, that was before the label of “Silicon Valley” existed. Seymour may have been the first, if not one of the first to use silicon transistors for HPC, also well before the label of “HPC”. This was for the Control Data Corp 6600. The 6600 was a revolutionary machine that also greatly expanded the existing computer model addressing real code and real workload issues. If you take a “Big Picture” look at the 6600 you would see that it exploited the “RAM” model foretelling the future. We have all been on a pathway set by a model, which was already, somewhat, fully exploited with the 6600. The model hasn’t really changed and really all we have been doing over the last several decades is riding the coattails of technology improvements, tweaking the model, improving it here and there, and adding parallelism. In search of faster serial speed for the Cray 3 and Cray 4 Seymour was again to change, this time, from silicon to gallium arsenide transistors.

We cannot expect technology to get us large improvements, therefore, we have to address fundamental model changes on how we process codes and work loads. The guys in the farmhouse in Princeton thought they were in “fat city” when they came up with the idea of using CRTs as random access memory (RAM). As I remember each CRT was 40 words by 40 bits. They had a few CRTs, which was, at the time, all of the random access memory that existed on the planet. They were losing bits until they discovered that sunlight coming in the windows hit the CRTs resulting in dropping bits. They had to cover up all the windows. I would like to know what they were thinking and considering as options besides RAM and CRTs, but did not use and why. They were free thinkers and unencumbered by RAM or even users at the time. Over the last 50 years many root models changes were considered so it is important to understand the history, circumstances and compromises made at the time.

Even if you can come up with a plan to get to a 10X improvement (and if we just assume that we can) you arrive with a lot of problems to be overcome. Here we run in into that issue that seems to always come up with any speed improvement, memory, but you also come face-to-face with just moving stuff around and the limitations of even using wire. And one always needs to keep in mind power and transmission issues. We find several technology brick walls coming at us at one time. So, this technology driven path does not seem to be easy, quick or may not be cost effective. That said we would still welcome (and use!) any technology improvements.

Since improvements in technology will only get us so far, I am suggesting, just as Seymour was driven, to look at root level model changes; this may be the only way to see large improvements of 10X, and a path to another 10X or more. Seymour was always pushing speed and many may be surprised to know that follow on machines to the Cray 4 were quite different but also technology driven as usual. They follow further attempts to include additional parallelism in an electrical structure without abandoning the serial structure of computer programs and adding in features that became possible because of advances in technology. Seymour was a “free thinker” always considering and thinking about root model changes that would become necessary. Root level model changes are more easily considered and understood if you consider both the details and big picture coupled with broad based historical knowledge.

If we can start with a blank sheet, it is always good to keep in mind that there is a great need to reduce power and the easy way is to just make everything simpler and eliminate or reduce parts. It’s time to also go back to the very source and reconsider just how users are using machines and what they are trying to accomplish. In other words go back to look not only how real codes load the machine, but how and what they are trying to accomplish. Then we need to go back address different new and faster models. I really don’t think we in the computer business have been good vendors to our users. We have been forcing users to become computer experts just to use our machines. Users are just using a “tool” to get there work done and really don’t care about all this “technology” that we force them to understand in order to use computers. And the complexities are only increasing, with various types of parallelism, cache levels, threads, threadblocks, etc. Seymour always looked at applying his “gift” to give other people a better, faster, simpler, easier to use “tool” to better understand the world around us.

Seymour would sometimes get tired of my continued questions about what else he was thinking about and why he didn’t use it or go in a different direction. Given the right circumstances, Seymour was disarmingly straightforward. At the right time Seymour even welcomed a discussion because, I think, it gave him a way to talk about what he was thinking; it was part of his discovery process when he came to difficult questions or a roadblock. I found I learned much more from what was thrown out and the process to the answer, especially when most answers seemed quite simple – it’s the “Why didn’t I think of that?” moment. The real question becomes not the answer, but rather, if it’s so simple, why didn’t I think of that? You may quickly find that it was really not that simple or you were not asking the right question. Understanding the answer, going to the root and also understanding the history is always much better and far richer if you can and are able to understand all the “whys.” Sometimes, we are all too ready to just look for the “answer.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Hedge Funds (with Supercomputing help) Rank First Among Investors

May 22, 2017

In case you didn’t know, The Quants Run Wall Street Now, or so says a headline in today’s Wall Street Journal. Quant-run hedge funds now control the largest Read more…

By John Russell

IBM, D-Wave Report Quantum Computing Advances

May 18, 2017

IBM said this week it has built and tested a pair of quantum computing processors, including a prototype of a commercial version. That progress follows an an Read more…

By George Leopold

PRACEdays 2017 Wraps Up in Barcelona

May 18, 2017

Barcelona has been absolutely lovely; the weather, the food, the people. I am, sadly, finishing my last day at PRACEdays 2017 with two sessions: an in-depth loo Read more…

By Kim McMahon

US, Europe, Japan Deepen Research Computing Partnership

May 18, 2017

On May 17, 2017, a ceremony was held during the PRACEdays 2017 conference in Barcelona to announce the memorandum of understanding (MOU) between PRACE in Europe Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Exploring the Three Models of Remote Visualization

The explosion of data and advancement of digital technologies are dramatically changing the way many companies do business. With the help of high performance computing (HPC) solutions and data analytics platforms, manufacturers are developing products faster, healthcare providers are improving patient care, and energy companies are improving planning, exploration, and production. Read more…

NSF, IARPA, and SRC Push into “Semiconductor Synthetic Biology” Computing

May 18, 2017

Research into how biological systems might be fashioned into computational technology has a long history with various DNA-based computing approaches explored. N Read more…

By John Russell

DOE’s HPC4Mfg Leads to Paper Manufacturing Improvement

May 17, 2017

Papermaking ranks third behind only petroleum refining and chemical production in terms of energy consumption. Recently, simulations made possible by the U.S. D Read more…

By John Russell

PRACEdays 2017: The start of a beautiful week in Barcelona

May 17, 2017

Touching down in Barcelona on Saturday afternoon, it was warm, sunny, and oh so Spanish. I was greeted at my hotel with a glass of Cava to sip and treated to a Read more…

By Kim McMahon

NSF Issues $60M RFP for “Towards a Leadership-Class” System

May 16, 2017

In case you missed it, the National Science Foundation issued the request for proposals (RFP) for the next ‘Towards a Leadership-Class Computing Facility – Read more…

By John Russell

Cray Offers Supercomputing as a Service, Targets Biotechs First

May 16, 2017

Leading supercomputer vendor Cray and datacenter/cloud provider the Markley Group today announced plans to jointly deliver supercomputing as a service. The init Read more…

By John Russell

HPE’s Memory-centric The Machine Coming into View, Opens ARMs to 3rd-party Developers

May 16, 2017

Announced three years ago, HPE’s The Machine is said to be the largest R&D program in the venerable company’s history, one that could be progressing tow Read more…

By Doug Black

What’s Up with Hyperion as It Transitions From IDC?

May 15, 2017

If you’re wondering what’s happening with Hyperion Research – formerly the IDC HPC group – apparently you are not alone, says Steve Conway, now senior V Read more…

By John Russell

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

HPE Launches Servers, Services, and Collaboration at GTC

May 10, 2017

Hewlett Packard Enterprise (HPE) today launched a new liquid cooled GPU-driven Apollo platform based on SGI ICE architecture, a new collaboration with NVIDIA, a Read more…

By John Russell

IBM PowerAI Tools Aim to Ease Deep Learning Data Prep, Shorten Training 

May 10, 2017

A new set of GPU-powered AI software announced by IBM today brings automation to many of the tedious, time consuming and complex aspects of AI project on-rampin Read more…

By Doug Black

Bright Computing 8.0 Adds Azure, Expands Machine Learning Support

May 9, 2017

Bright Computing, long a prominent provider of cluster management tools for HPC, today released version 8.0 of Bright Cluster Manager and Bright OpenStack. The Read more…

By John Russell

Microsoft Azure Will Debut Pascal GPU Instances This Year

May 8, 2017

As Nvidia's GPU Technology Conference gets underway in San Jose, Calif., Microsoft today revealed plans to add Pascal-generation GPU horsepower to its Azure clo Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Last week, Google reported that its custom ASIC Tensor Processing Unit (TPU) was 15-30x faster for inferencing workloads than Nvidia's K80 GPU (see our coverage Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

Since our first formal product releases of OSPRay and OpenSWR libraries in 2016, CPU-based Software Defined Visualization (SDVis) has achieved wide-spread adopt Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a ne Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which w Read more…

By Tiffany Trader

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling Read more…

By Steve Campbell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Eng Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular Read more…

By John Russell

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu's Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural networ Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

As China continues to prove its supercomputing mettle via the Top500 list and the forward march of its ambitious plans to stand up an exascale machine by 2020, Read more…

By Tiffany Trader

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of "quantum supremacy," researchers are stretching the limits of today's most advance Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This