AMD Refreshes Vision for HPC Future

By Nicole Hemsoth

February 13, 2014

Although they’ve been rather quiet compared to their competitors in the general server, GPU and of course, overall HPC market, it might be too early to write off AMD just yet. If we’re to look at their silence as the “calm before the storm” consider it typhoon season, at least according Suresh Gopalakrishnan, corporate vice president and general manager of the AMD server business unit, whom we spoke with this week.

The last time we checked in with AMD, we were told that HPC represented a small share of the overall business focus. At the time, they had a dwindling share of the Top 500 (which hasn’t recovered—AMD claims less than 45 systems across processor generations on the list) and their focus seemed to be targeting anything but high performance computing workloads. But with stiff competition in the mainstream server market from the largely-dominant Intel, the drawn-out death of the PC, and a struggling presence in high-end computing, AMD did the smart thing—they branched out to tackle key segments of the market where they still have a chance. Among those areas is still the ARM server ecosystem—one that they’ll be aggressively attacking with their “Seattle” approach this year. Add to that their APU, which has an HSA shine for developers and a rather powerful GPU to exploit, and they might reclaim their status in an HPC ecosystem that’s moved on with rising shares of discrete GPUs and increasingly, coprocessors like the Xeon Phi.

With all of this in mind, during our chat this week, Gopalakrishnan told us that while their first generation APUs were unquestionably targeting graphics rendering, media and gaming markets, all roads for HPC now lead to “Berlin,” (which we’ll get to in a moment) and a strong ARM presence that’s sparked some surprising interest.

“When we first started talking about [codename Seattle and] ARM, the idea was around hyperscale, storage, cloud and such, but when we went to SC13, we were surprised at the interest from folks we met there who wanted to use ARM in HPC environments,” he revealed. “When we talked to those in Europe, we found that a lot of the research facilities there were also interested in ARM for HPC so a lot of them signed up for our evaluation boards.”

AMDInside1

“Seattle” is first to market with a 64-bit ARM-based server SoC from a proven server processor supplier.  As he described, “Seattle” is an 8 and then 16-core CPU based on the ARM Cortex-A57 core and is expected to run at or greater than 2 GHz and will offer two to four times the performance of the Opteron X-Series processor with significant improvement in compute-per-watt.” Additionally, Seattle is set to deliver 128GB DRAM support and “extensive offload engines for better power efficiency and reduced CPU loading, server caliber encryption, and compression and legacy networking including integrated 10GbE.  It will be the first processor from AMD to integrate AMD’s advanced Freedom Fabric for dense compute systems directly onto the chip.”

He said that this interest at SC and elsewhere made them realize that they have all the components—it’s a matter of wrapping an HPC message around what already exists. “The 1:1 disk to core ratio, 10GbE interconnects, and PCI 3 (for adding Inifiniband, for example) all made it a good fit for HPC.”

The other key to AMD’s HPC future in HPC is found in the x86-based Berlin processors, which are built on the “Steamroller” 28nm architecture, feature an integrated graphics unit that will support HSA, allowing unified GPU/CPU memory access.  “Berlin has a lot of graphics compute capabilities coming and it’s just the first in a series of processors that are HAS compliant with associated caching on the GPU side,” said Gopalakrishnan. He notes that initial interest in their APUs is coming from a range of potential areas, including the oil and gas industry (where there’s some stiff competition since many oil and gas shops were early CUDA adopters) as well as for those seeking a platform for Hadoop framework and machine learning or pattern recognition workloads.

BerlinProcessors

While AMD has only released their 2014 roadmap thus far, Gopalakrishnan says that further down the line, they’re planning on rolling out a steady stream of GPU capability increases that follow the same trajectory of their Radeon discrete GPUs. They’re also bolstering efforts on the developer ecosystem around their APU, by bringing new compilers from PGI and others, working to support OpenACC directives, partnering with SUSE for a GCC compiler to provide OpenMP directives and perhaps most important for their broader goals, working with Oracle to bring Java to entire GPU/CPU side.

Although the programmatic ease Gopalakrishnan talked about, enabled by HSA, is attractive, AMD is forever in a slow race with Intel, now especially in the accelerator/co-processor market. When asked about gaining an edge against the Phi, he said the question becomes one of making sure that the right task is being scheduled at the right point—as with Phi and you’re forced to take programming to that level. “Phi addresses one part of the programming ease issue, which is that you don’t need to use CUDA or OpenCL but instead x86 for the parallelization. Even still, you have to worry about separating the tasks, sending things to the right place and passing data back and forth between the two systems. We’re bringing the ability to be able to compile directly from Fortran, C or other high level languages to give OpenACC or OpenMP directives and be able to compile directly on the APU—in this way we’re making sure the scheduling is handled from the tool side and the memory accesses are within the same memory pool so to minimize passing.”

Gopalakrishnan  says the same concept applies to how they’re bringing Java into the fold. Almost all HPC apps are in C, Fortran or CUDA in conjunction with one of those. “We’re enabling Java onto the APUs and have been working with Oracle for many years on that. We released our own parallel API, which was the start for developers to use Java and GPU compute.” With the release of Java 9 these APIs will become part of the mesh. “We’re bringing an additional level of programming into this and seeing traction from people saying this opens up apps to more than just the traditional developers for future HPC applications.”

While much of this remains to be seen throughout 2014, it’s safe to say, “welcome back, AMD—the race has been quiet without you”….because the more competitor, the merrier, right?

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This