AMD Refreshes Vision for HPC Future

By Nicole Hemsoth

February 13, 2014

Although they’ve been rather quiet compared to their competitors in the general server, GPU and of course, overall HPC market, it might be too early to write off AMD just yet. If we’re to look at their silence as the “calm before the storm” consider it typhoon season, at least according Suresh Gopalakrishnan, corporate vice president and general manager of the AMD server business unit, whom we spoke with this week.

The last time we checked in with AMD, we were told that HPC represented a small share of the overall business focus. At the time, they had a dwindling share of the Top 500 (which hasn’t recovered—AMD claims less than 45 systems across processor generations on the list) and their focus seemed to be targeting anything but high performance computing workloads. But with stiff competition in the mainstream server market from the largely-dominant Intel, the drawn-out death of the PC, and a struggling presence in high-end computing, AMD did the smart thing—they branched out to tackle key segments of the market where they still have a chance. Among those areas is still the ARM server ecosystem—one that they’ll be aggressively attacking with their “Seattle” approach this year. Add to that their APU, which has an HSA shine for developers and a rather powerful GPU to exploit, and they might reclaim their status in an HPC ecosystem that’s moved on with rising shares of discrete GPUs and increasingly, coprocessors like the Xeon Phi.

With all of this in mind, during our chat this week, Gopalakrishnan told us that while their first generation APUs were unquestionably targeting graphics rendering, media and gaming markets, all roads for HPC now lead to “Berlin,” (which we’ll get to in a moment) and a strong ARM presence that’s sparked some surprising interest.

“When we first started talking about [codename Seattle and] ARM, the idea was around hyperscale, storage, cloud and such, but when we went to SC13, we were surprised at the interest from folks we met there who wanted to use ARM in HPC environments,” he revealed. “When we talked to those in Europe, we found that a lot of the research facilities there were also interested in ARM for HPC so a lot of them signed up for our evaluation boards.”

AMDInside1

“Seattle” is first to market with a 64-bit ARM-based server SoC from a proven server processor supplier.  As he described, “Seattle” is an 8 and then 16-core CPU based on the ARM Cortex-A57 core and is expected to run at or greater than 2 GHz and will offer two to four times the performance of the Opteron X-Series processor with significant improvement in compute-per-watt.” Additionally, Seattle is set to deliver 128GB DRAM support and “extensive offload engines for better power efficiency and reduced CPU loading, server caliber encryption, and compression and legacy networking including integrated 10GbE.  It will be the first processor from AMD to integrate AMD’s advanced Freedom Fabric for dense compute systems directly onto the chip.”

He said that this interest at SC and elsewhere made them realize that they have all the components—it’s a matter of wrapping an HPC message around what already exists. “The 1:1 disk to core ratio, 10GbE interconnects, and PCI 3 (for adding Inifiniband, for example) all made it a good fit for HPC.”

The other key to AMD’s HPC future in HPC is found in the x86-based Berlin processors, which are built on the “Steamroller” 28nm architecture, feature an integrated graphics unit that will support HSA, allowing unified GPU/CPU memory access.  “Berlin has a lot of graphics compute capabilities coming and it’s just the first in a series of processors that are HAS compliant with associated caching on the GPU side,” said Gopalakrishnan. He notes that initial interest in their APUs is coming from a range of potential areas, including the oil and gas industry (where there’s some stiff competition since many oil and gas shops were early CUDA adopters) as well as for those seeking a platform for Hadoop framework and machine learning or pattern recognition workloads.

BerlinProcessors

While AMD has only released their 2014 roadmap thus far, Gopalakrishnan says that further down the line, they’re planning on rolling out a steady stream of GPU capability increases that follow the same trajectory of their Radeon discrete GPUs. They’re also bolstering efforts on the developer ecosystem around their APU, by bringing new compilers from PGI and others, working to support OpenACC directives, partnering with SUSE for a GCC compiler to provide OpenMP directives and perhaps most important for their broader goals, working with Oracle to bring Java to entire GPU/CPU side.

Although the programmatic ease Gopalakrishnan talked about, enabled by HSA, is attractive, AMD is forever in a slow race with Intel, now especially in the accelerator/co-processor market. When asked about gaining an edge against the Phi, he said the question becomes one of making sure that the right task is being scheduled at the right point—as with Phi and you’re forced to take programming to that level. “Phi addresses one part of the programming ease issue, which is that you don’t need to use CUDA or OpenCL but instead x86 for the parallelization. Even still, you have to worry about separating the tasks, sending things to the right place and passing data back and forth between the two systems. We’re bringing the ability to be able to compile directly from Fortran, C or other high level languages to give OpenACC or OpenMP directives and be able to compile directly on the APU—in this way we’re making sure the scheduling is handled from the tool side and the memory accesses are within the same memory pool so to minimize passing.”

Gopalakrishnan  says the same concept applies to how they’re bringing Java into the fold. Almost all HPC apps are in C, Fortran or CUDA in conjunction with one of those. “We’re enabling Java onto the APUs and have been working with Oracle for many years on that. We released our own parallel API, which was the start for developers to use Java and GPU compute.” With the release of Java 9 these APIs will become part of the mesh. “We’re bringing an additional level of programming into this and seeing traction from people saying this opens up apps to more than just the traditional developers for future HPC applications.”

While much of this remains to be seen throughout 2014, it’s safe to say, “welcome back, AMD—the race has been quiet without you”….because the more competitor, the merrier, right?

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 13), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue’s max capacity and doubling 2016 attendee numbers), the one Read more…

By Tiffany Trader

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art of “The Grand Hotel Of The West,” contrasted nicely with Read more…

By Arno Kolster

Google Cloud Makes Good on Promise to Add Nvidia P100 GPUs

September 21, 2017

Google has taken down the notice on its cloud platform website that says Nvidia Tesla P100s are “coming soon.” That's because the search giant has announced the beta launch of the high-end P100 Nvidia Tesla GPUs on t Read more…

By George Leopold

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

Cray Wins $48M Supercomputer Contract from KISTI

September 21, 2017

It was a good day for Cray which won a $48 million contract from the Korea Institute of Science and Technology Information (KISTI) for a 128-rack CS500 cluster supercomputer. The new system, equipped with Intel Xeon Scal Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 13), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art o Read more…

By Arno Kolster

Stanford University and UberCloud Achieve Breakthrough in Living Heart Simulations

September 21, 2017

Cardiac arrhythmia can be an undesirable and potentially lethal side effect of drugs. During this condition, the electrical activity of the heart turns chaotic, Read more…

By Wolfgang Gentzsch, UberCloud, and Francisco Sahli, Stanford University

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National Laboratory. Kothe is a 32-year veteran of DOE’s National Laboratory System. Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakthrough Science at the Exascale” at the ACM Europe Conference in Barcelona. In conjunction with her presentation, Yelick agreed to a short Q&A discussion with HPCwire. Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

  • arrow
  • Click Here for More Headlines
  • arrow
Share This