Intel Etches HPC Niche with Xeon E7 V2

By Nicole Hemsoth

February 18, 2014

Intel has finally pulled the lid off their Westmere-followup processors with the new Xeon E7 v2 series, which while generally targeting enterprise big data and analytics workloads, offers far more for HPC than might meet the eye.

Despite the range of targeted application areas, the 22 nanometer process, memory capabilities, robust AVX instruction capabilities, and unique reliability features make this well suited for HPC. Intel has managed to slice a sizable piece of performance to create a 120-core “HPC cluster in a box” that while higher in price than the previous Ivy Bridges that rolled out last September, could be a suitable fit for a wide swath of technical computing workloads.

As Intel’s Joe Curley told us today, “The E7s offer a ton of density in a node and this is indeed a great HPC story–as well as a great big data and enterprise story. Any type of application where you need a lot of memory and reliability and you’re doing a long set of calculations, that’s where the E7 set of products is going to do really well for you.” You end up with 120 cores in a node, 12 terabytes of memory maximum, you can fit a lot of density and compute there and there are HPC and many other workloads that this will be ideal for.”

Before we dive into the specifics, it’s worth acknowledging that one of the most fascinating aspects of this more general E7 v2 announcement is how Intel was able to balance out a multitude of goals and targets for a wide range of potential workloads via a segmentation model. It would have been perfectly feasible for this same news to span across several versions of the same essential chip sporting variations in cache or clock speeds—but these are actually well-optimized for the workloads being targeted and can be broken down along multiple lines according to priorities (power draw, memory and cache requirements, clock speed, etc.). In other words, the marketing for the E7 v2 is that there’s almost guaranteed to be something for everyone, in all price ranges and across nearly all workloads.

For context, take a look below at the two comparison charts that compare the Westmere predecessor (the E7-4800) with against SPEC (at the top) and then according to LINPACK performance just underneath.

 slide70And for LINPACK

slide71

The AVX capabilities are another noteworthy feature in these new processors—a point to consider with the LINPACK slide above. The 256-bit AVX vector units in the Ivy Bridge core can do eight double-precision floating point calculations per clock cycle via two AVX units per core (4 per AVX unit). This is good news for HPC on this front since the Westmere didn’t have any AVX at all.

The thing to notice here is that if you look below at the figures with 15 cores operating on this level, you’re looking at 1.246 teraflops—which is right on par with the Xeon Phi. Theoretically, this means that for those who aren’t concerned with the price (and the difference is quite hefty) it’s possible to circumvent the Xeon Phi and the programming talent required to get code up to snuff entirely and stock a cluster with these parts instead. Whether or not shops will consider this is up in the air—especially since this comparison won’t be valid by next year if rumors are correct and a three-teraflop Phi chip actually emerges.

According to Curley, “The products complement each other. Each Xeon Phi coprocessor has greater peak FLOPS and memory bandwidth per device, but lower memory capacity. The Xeon E7 Family provides very large memory capacity per processor, and allows up to 8 processors per node.”

The products address different application spaces for the most part, but as part of a portfolio produce an outstanding economic return for application developers, said Curley. “The Intel Xeon E7 Family is optimized for computing with memory density per node, superior results when compared to RISC and mainframe alternatives, and server consolidation markets. Xeon Phi addresses highly parallel applications that can take maximum benefit of Xeon Phi’s performance per watt.”

But the key advantage between them remains that applications optimized for Xeon Phi use the same core, thread, and SIMD elements – meaning applications optimized for one can be moved to the other – a critical advantage for developers.

Take a look at the chart below, which shows the 20 ways you can slice the E7 v2 for 2, 4 and 8 socket variants across different workload types via the basic, standard and advanced configurations, all of which offer some notable tradeoffs (or none at all for the big spenders) in core counts, cache and clock speeds to fit a variety of both memory, compute and energy demands. The segment optimized for HPC (bottom right with my red arrow) the E7 8857 v2, is available in an 8-socket version only with 12 cores running at 3.0 GHz in 30 megabytes of cache in 130 watt envelope for $3838 (versus the other 8-socket optimized variants that offer 3.2 ghz clockspeed, full cache and of course, more cores. The fact that specific optimized part is only available in 8-socket is definitely noteworthy; Intel has always offered 2 and 4-socket versions of previous offerings.

FullSlide66

Intel’s Curley told us that while there is a segment optimized offering in 8-node configuration, this by no means limits the options for HPC shops and OEMs. “If you wanted to try to build big a lot of memory capacity or bandwidth on a two-socket node you could use smaller E7 line products. OEMs will configure this in a number of ways. There are different feature sets across the line; the line is built for the greatest memory density per core, it has a lot of bandwidth per core, it’s built for even greater levels of resiliency to support mission-critical applications in ways that previous generations didn’t address to this degree.” In other words, as with everything in HPC–it all depends on where your priorities lie.

In this E7 world of multiple possibilities, there are a number of configurations that serve different needs, as highlighted below. As Intel demonstrates via the 120-core cluster in a box-themed slide below, if you have four 2-socket servers of the previous generation, you can do the same amount of work by jamming it into two four-socket servers, but run at around 2.5x faster (thanks to the QuickPath Interconnect, which is way faster than Ethernet).

Slide74The beauty of the model is that for HPC workloads in particular (keep in mind that the sweet spot for average job sizes in HPC hovers around the 128 core mark) it’s possible to speed up the work using the same number of processors and farm it out to larger, more memory-stuffed nodes that are designed to run faster.

To put this in some real-world performance context, consider the (somewhat wonky) chart below, which uses the baseline of the Ivy Bridge they rolled out last September. Intel wasn’t crossing out their own numbers there; rather, the crossed-out number represents the average performance boost for a broad range of similar workloads—in essence, an average figure across multiple applications in a domain. The higher number with the application name is a top performer, hitting the app high-water mark they reference on the top left.

In other words, using the life sciences example, while most life science applications they benchmarked came out at around 2x the performance, MILC hit 3x. Similarly, when it came to financial services, the average performance increase across a range of common applications was 2.4 while Black Scholes in particular topped out at 2.6x. Even without data on how many applications were benchmarked to come up with the average, you get the idea…

Slide73On another note, for those who are interested in bandwidth, Intel has had single device data correct, or SDDC, in the memory controllers used with its server processors since the 1990s. What it does, in essence anyway, is allow for a faulty DRAM memory chip to be taken out of the memory pool and isolated. You can heal around one bad chip and correct errors. With the Westmere E7s, given the large memory in the system, Intel added a new feature called Double Device Data Correct.

With this feature, Intel could correct errors after two chips failed on a memory module. With the new performance mode, Intel is allowing customers who want to speed up the memory buffer chips and therefore get more memory bandwidth out of the system to step back to single chip recovery mode. In the normal DDDC mode, which is called lockstep mode now, both the SMI2 memory buffers and the memory chips run at the same speed: 1600 MT/sec. With the new performance mode, the SMI2 memory buffers run at 2667 MT/sec, and the memory runs at half that speed. The net effect is that in performance mode, the system bandwidth is increased by 54 percent compared to lockstep mode. Some error correction capability is sacrificed for the sake of bandwidth.

slide40

All of this theoretical at this point, mind you–we can write the real story when some early users lend us their experiences and insights. As it stands, this story just broke and again, the real emphasis is on databases (the SAP HANA tale is certainly compelling–follow that at EnterpriseTech this week).

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

How Formula 1 Used Cloud HPC to Build the Next Generation of Racing

December 12, 2019

Formula 1, Rob Smedley explained, is maybe the biggest racing spectacle in the world, with five hundred million fans tuning in for every race. Smedley, a chief engineer with Formula 1’s performance engineering and anal Read more…

By Oliver Peckham

RPI Powers Up ‘AiMOS’ AI Supercomputer

December 11, 2019

Designed to push the frontiers of computing chip and systems performance optimized for AI workloads, an 8 petaflops (Linpack) IBM Power9-based supercomputer has been unveiled in upstate New York that will be used by IBM Read more…

By Doug Black

At SC19: Developing a Digital Twin

December 11, 2019

In the not too distant future, we can expect to see our skies filled with unmanned aerial vehicles (UAVs) delivering packages, maybe even people, from location to location. In such a world, there will also be a digita Read more…

By Aaron Dubrow

Supercomputers Help Predict Carbon Dioxide Levels

December 10, 2019

The Earth’s terrestrial ecosystems – its lands, forests, jungles and so on – are crucial “sinks” for atmospheric carbon, holding nearly 30 percent of our annual CO2 emissions as they breathe in the carbon-rich Read more…

By Oliver Peckham

Finally! SC19 Competitors Live and in Color!

December 10, 2019

You know the saying “better late than never”? That’s how my cluster competition coverage is faring this year. With SC19 coming late in November, quickly followed by my annual trip to South Africa to cover their clu Read more…

By Dan Olds

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

GPU Scheduling and Resource Accounting: The Key to an Efficient AI Data Center

[Connect with LSF users and learn new skills in the IBM Spectrum LSF User Community!]

GPUs are the new CPUs

GPUs have become a staple technology in modern HPC and AI data centers. Read more…

Intel’s Jim Clarke on its New Cryo-controller and why Intel isn’t Late to the Quantum Party

December 9, 2019

Intel today introduced the ‘first-of-its-kind’ cryo-controller chip for quantum computing and previewed a cryo-prober tool for characterizing quantum processor chips. The new controller is a mixed-signal SoC named Ho Read more…

By John Russell

RPI Powers Up ‘AiMOS’ AI Supercomputer

December 11, 2019

Designed to push the frontiers of computing chip and systems performance optimized for AI workloads, an 8 petaflops (Linpack) IBM Power9-based supercomputer has Read more…

By Doug Black

Intel’s Jim Clarke on its New Cryo-controller and why Intel isn’t Late to the Quantum Party

December 9, 2019

Intel today introduced the ‘first-of-its-kind’ cryo-controller chip for quantum computing and previewed a cryo-prober tool for characterizing quantum proces Read more…

By John Russell

On the Spack Track @SC19

December 5, 2019

At the annual supercomputing conference, SC19 in Denver, Colorado, there were Spack events each day of the conference. As a reflection of its grassroots heritage, nine sessions were planned by more than a dozen thought leaders from seven organizations, including three U.S. national Department of Energy (DOE) laboratories and Sylabs... Read more…

By Elizabeth Leake

Intel’s New Hyderabad Design Center Targets Exascale Era Technologies

December 3, 2019

Intel's Raja Koduri was in India this week to help launch a new 300,000 square foot design and engineering center in Hyderabad, which will focus on advanced com Read more…

By Tiffany Trader

AWS Debuts 7nm 2nd-Gen Graviton Arm Processor

December 3, 2019

The “x86 Big Bang,” in which market dominance of the venerable Intel CPU has exploded into fragments of processor options suited to varying workloads, has n Read more…

By Doug Black

Ride on the Wild Side – Squyres SC19 Mars Rovers Keynote

December 2, 2019

Reminding us of the deep and enabling connection between HPC and modern science is an important part of the SC Conference mission. And yes, HPC is a science its Read more…

By John Russell

NSCI Update – Adapting to a Changing Landscape

December 2, 2019

It was November of 2017 when we last visited the topic of the National Strategic Computing Initiative (NSCI). As you will recall, the NSCI was started with an Executive Order (E.O. No. 13702), that was issued by President Obama in July of 2015 and was followed by a Strategic Plan that was released in July of 2016. The question for November of 2017... Read more…

By Alex R. Larzelere

Tsinghua University Racks Up Its Ninth Student Cluster Championship Win at SC19

November 27, 2019

Tsinghua University has done it again. At SC19 last week, the eight-time gold medal-winner team took home the top prize in the 2019 Student Cluster Competition Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

SC19: IBM Changes Its HPC-AI Game Plan

November 25, 2019

It’s probably fair to say IBM is known for big bets. Summit supercomputer – a big win. Red Hat acquisition – looking like a big win. OpenPOWER and Power processors – jury’s out? At SC19, long-time IBMer Dave Turek sketched out a different kind of bet for Big Blue – a small ball strategy, if you’ll forgive the baseball analogy... Read more…

By John Russell

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

Leading Solution Providers

SC 2019 Virtual Booth Video Tour

AMD
AMD
CEJN
CJEN
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
SIX NINES IT
SIX NINES IT
VERNE GLOBAL
VERNE GLOBAL
WEKAIO
WEKAIO

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This