Intel Etches HPC Niche with Xeon E7 V2

By Nicole Hemsoth

February 18, 2014

Intel has finally pulled the lid off their Westmere-followup processors with the new Xeon E7 v2 series, which while generally targeting enterprise big data and analytics workloads, offers far more for HPC than might meet the eye.

Despite the range of targeted application areas, the 22 nanometer process, memory capabilities, robust AVX instruction capabilities, and unique reliability features make this well suited for HPC. Intel has managed to slice a sizable piece of performance to create a 120-core “HPC cluster in a box” that while higher in price than the previous Ivy Bridges that rolled out last September, could be a suitable fit for a wide swath of technical computing workloads.

As Intel’s Joe Curley told us today, “The E7s offer a ton of density in a node and this is indeed a great HPC story–as well as a great big data and enterprise story. Any type of application where you need a lot of memory and reliability and you’re doing a long set of calculations, that’s where the E7 set of products is going to do really well for you.” You end up with 120 cores in a node, 12 terabytes of memory maximum, you can fit a lot of density and compute there and there are HPC and many other workloads that this will be ideal for.”

Before we dive into the specifics, it’s worth acknowledging that one of the most fascinating aspects of this more general E7 v2 announcement is how Intel was able to balance out a multitude of goals and targets for a wide range of potential workloads via a segmentation model. It would have been perfectly feasible for this same news to span across several versions of the same essential chip sporting variations in cache or clock speeds—but these are actually well-optimized for the workloads being targeted and can be broken down along multiple lines according to priorities (power draw, memory and cache requirements, clock speed, etc.). In other words, the marketing for the E7 v2 is that there’s almost guaranteed to be something for everyone, in all price ranges and across nearly all workloads.

For context, take a look below at the two comparison charts that compare the Westmere predecessor (the E7-4800) with against SPEC (at the top) and then according to LINPACK performance just underneath.

 slide70And for LINPACK

slide71

The AVX capabilities are another noteworthy feature in these new processors—a point to consider with the LINPACK slide above. The 256-bit AVX vector units in the Ivy Bridge core can do eight double-precision floating point calculations per clock cycle via two AVX units per core (4 per AVX unit). This is good news for HPC on this front since the Westmere didn’t have any AVX at all.

The thing to notice here is that if you look below at the figures with 15 cores operating on this level, you’re looking at 1.246 teraflops—which is right on par with the Xeon Phi. Theoretically, this means that for those who aren’t concerned with the price (and the difference is quite hefty) it’s possible to circumvent the Xeon Phi and the programming talent required to get code up to snuff entirely and stock a cluster with these parts instead. Whether or not shops will consider this is up in the air—especially since this comparison won’t be valid by next year if rumors are correct and a three-teraflop Phi chip actually emerges.

According to Curley, “The products complement each other. Each Xeon Phi coprocessor has greater peak FLOPS and memory bandwidth per device, but lower memory capacity. The Xeon E7 Family provides very large memory capacity per processor, and allows up to 8 processors per node.”

The products address different application spaces for the most part, but as part of a portfolio produce an outstanding economic return for application developers, said Curley. “The Intel Xeon E7 Family is optimized for computing with memory density per node, superior results when compared to RISC and mainframe alternatives, and server consolidation markets. Xeon Phi addresses highly parallel applications that can take maximum benefit of Xeon Phi’s performance per watt.”

But the key advantage between them remains that applications optimized for Xeon Phi use the same core, thread, and SIMD elements – meaning applications optimized for one can be moved to the other – a critical advantage for developers.

Take a look at the chart below, which shows the 20 ways you can slice the E7 v2 for 2, 4 and 8 socket variants across different workload types via the basic, standard and advanced configurations, all of which offer some notable tradeoffs (or none at all for the big spenders) in core counts, cache and clock speeds to fit a variety of both memory, compute and energy demands. The segment optimized for HPC (bottom right with my red arrow) the E7 8857 v2, is available in an 8-socket version only with 12 cores running at 3.0 GHz in 30 megabytes of cache in 130 watt envelope for $3838 (versus the other 8-socket optimized variants that offer 3.2 ghz clockspeed, full cache and of course, more cores. The fact that specific optimized part is only available in 8-socket is definitely noteworthy; Intel has always offered 2 and 4-socket versions of previous offerings.

FullSlide66

Intel’s Curley told us that while there is a segment optimized offering in 8-node configuration, this by no means limits the options for HPC shops and OEMs. “If you wanted to try to build big a lot of memory capacity or bandwidth on a two-socket node you could use smaller E7 line products. OEMs will configure this in a number of ways. There are different feature sets across the line; the line is built for the greatest memory density per core, it has a lot of bandwidth per core, it’s built for even greater levels of resiliency to support mission-critical applications in ways that previous generations didn’t address to this degree.” In other words, as with everything in HPC–it all depends on where your priorities lie.

In this E7 world of multiple possibilities, there are a number of configurations that serve different needs, as highlighted below. As Intel demonstrates via the 120-core cluster in a box-themed slide below, if you have four 2-socket servers of the previous generation, you can do the same amount of work by jamming it into two four-socket servers, but run at around 2.5x faster (thanks to the QuickPath Interconnect, which is way faster than Ethernet).

Slide74The beauty of the model is that for HPC workloads in particular (keep in mind that the sweet spot for average job sizes in HPC hovers around the 128 core mark) it’s possible to speed up the work using the same number of processors and farm it out to larger, more memory-stuffed nodes that are designed to run faster.

To put this in some real-world performance context, consider the (somewhat wonky) chart below, which uses the baseline of the Ivy Bridge they rolled out last September. Intel wasn’t crossing out their own numbers there; rather, the crossed-out number represents the average performance boost for a broad range of similar workloads—in essence, an average figure across multiple applications in a domain. The higher number with the application name is a top performer, hitting the app high-water mark they reference on the top left.

In other words, using the life sciences example, while most life science applications they benchmarked came out at around 2x the performance, MILC hit 3x. Similarly, when it came to financial services, the average performance increase across a range of common applications was 2.4 while Black Scholes in particular topped out at 2.6x. Even without data on how many applications were benchmarked to come up with the average, you get the idea…

Slide73On another note, for those who are interested in bandwidth, Intel has had single device data correct, or SDDC, in the memory controllers used with its server processors since the 1990s. What it does, in essence anyway, is allow for a faulty DRAM memory chip to be taken out of the memory pool and isolated. You can heal around one bad chip and correct errors. With the Westmere E7s, given the large memory in the system, Intel added a new feature called Double Device Data Correct.

With this feature, Intel could correct errors after two chips failed on a memory module. With the new performance mode, Intel is allowing customers who want to speed up the memory buffer chips and therefore get more memory bandwidth out of the system to step back to single chip recovery mode. In the normal DDDC mode, which is called lockstep mode now, both the SMI2 memory buffers and the memory chips run at the same speed: 1600 MT/sec. With the new performance mode, the SMI2 memory buffers run at 2667 MT/sec, and the memory runs at half that speed. The net effect is that in performance mode, the system bandwidth is increased by 54 percent compared to lockstep mode. Some error correction capability is sacrificed for the sake of bandwidth.

slide40

All of this theoretical at this point, mind you–we can write the real story when some early users lend us their experiences and insights. As it stands, this story just broke and again, the real emphasis is on databases (the SAP HANA tale is certainly compelling–follow that at EnterpriseTech this week).

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AMD’s EPYC Road to Redemption in Six Slides

June 21, 2018

A year ago AMD returned to the server market with its EPYC processor line. The earth didn’t tremble but folks took notice. People remember the Opteron fondly but later versions of the Bulldozer line not so much. Fast f Read more…

By John Russell

Why Student Cluster Competitions are Better than World Cup

June 21, 2018

My last article about the ISC18 Student Cluster Competition, titled “World Cup is Lame Compared to This Competition”, may have implied that I believe Student Cluster Competitions are better than World Cup soccer in s Read more…

By Dan Olds

European HPC Summit Week and PRACEdays 2018: Slaying Dragons and SHAPEing Futures One SME at a Time

June 20, 2018

The University of Ljubljana in Slovenia hosted the third annual EHPCSW18 and fifth annual PRACEdays18 events which opened May 29, 2018. The conference was chaired by PRACE Council Vice-Chair Sergi Girona (Barcelona Super Read more…

By Elizabeth Leake (STEM-Trek for HPCwire)

HPE Extreme Performance Solutions

HPC and AI Convergence is Accelerating New Levels of Intelligence

Data analytics is the most valuable tool in the digital marketplace – so much so that organizations are employing high performance computing (HPC) capabilities to rapidly collect, share, and analyze endless streams of data. Read more…

IBM Accelerated Insights

Preview the World’s Smartest Supercomputer at ISC 2018

Introducing an accelerated IT infrastructure for HPC & AI workloads Read more…

An Overview of ‘OpenACC for Programmers’ from the Book’s Editors

June 20, 2018

In an era of multicore processors coupled with manycore accelerators in all kinds of devices from smartphones all the way to supercomputers, it is important to train current and future computational scientists of all dom Read more…

By Sunita Chandrasekaran and Guido Juckeland

AMD’s EPYC Road to Redemption in Six Slides

June 21, 2018

A year ago AMD returned to the server market with its EPYC processor line. The earth didn’t tremble but folks took notice. People remember the Opteron fondly Read more…

By John Russell

European HPC Summit Week and PRACEdays 2018: Slaying Dragons and SHAPEing Futures One SME at a Time

June 20, 2018

The University of Ljubljana in Slovenia hosted the third annual EHPCSW18 and fifth annual PRACEdays18 events which opened May 29, 2018. The conference was chair Read more…

By Elizabeth Leake (STEM-Trek for HPCwire)

Cray Introduces All Flash Lustre Storage Solution Targeting HPC

June 19, 2018

Citing the rise of IOPS-intensive workflows and more affordable flash technology, Cray today introduced the L300F, a scalable all-flash storage solution whose p Read more…

By John Russell

Sandia to Take Delivery of World’s Largest Arm System

June 18, 2018

While the enterprise remains circumspect on prospects for Arm servers in the datacenter, the leadership HPC community is taking a bolder, brighter view of the x86 server CPU alternative. Amongst current and planned Arm HPC installations – i.e., the innovative Mont-Blanc project, led by Bull/Atos, the 'Isambard’ Cray XC50 going into the University of Bristol, and commitments from both Japan and France among others -- HPE is announcing that it will be supply the United States National Nuclear Security Administration (NNSA) with a 2.3 petaflops peak Arm-based system, named Astra. Read more…

By Tiffany Trader

The Machine Learning Hype Cycle and HPC

June 14, 2018

Like many other HPC professionals I’m following the hype cycle around machine learning/deep learning with interest. I subscribe to the view that we’re probably approaching the ‘peak of inflated expectation’ but not quite yet starting the descent into the ‘trough of disillusionment. This still raises the probability that... Read more…

By Dairsie Latimer

Xiaoxiang Zhu Receives the 2018 PRACE Ada Lovelace Award for HPC

June 13, 2018

Xiaoxiang Zhu, who works for the German Aerospace Center (DLR) and Technical University of Munich (TUM), was awarded the 2018 PRACE Ada Lovelace Award for HPC for her outstanding contributions in the field of high performance computing (HPC) in Europe. Read more…

By Elizabeth Leake

U.S Considering Launch of National Quantum Initiative

June 11, 2018

Sometime this month the U.S. House Science Committee will introduce legislation to launch a 10-year National Quantum Initiative, according to a recent report by Read more…

By John Russell

ORNL Summit Supercomputer Is Officially Here

June 8, 2018

Oak Ridge National Laboratory (ORNL) together with IBM and Nvidia celebrated the official unveiling of the Department of Energy (DOE) Summit supercomputer toda Read more…

By Tiffany Trader

MLPerf – Will New Machine Learning Benchmark Help Propel AI Forward?

May 2, 2018

Let the AI benchmarking wars begin. Today, a diverse group from academia and industry – Google, Baidu, Intel, AMD, Harvard, and Stanford among them – releas Read more…

By John Russell

How the Cloud Is Falling Short for HPC

March 15, 2018

The last couple of years have seen cloud computing gradually build some legitimacy within the HPC world, but still the HPC industry lies far behind enterprise I Read more…

By Chris Downing

US Plans $1.8 Billion Spend on DOE Exascale Supercomputing

April 11, 2018

On Monday, the United States Department of Energy announced its intention to procure up to three exascale supercomputers at a cost of up to $1.8 billion with th Read more…

By Tiffany Trader

Deep Learning at 15 PFlops Enables Training for Extreme Weather Identification at Scale

March 19, 2018

Petaflop per second deep learning training performance on the NERSC (National Energy Research Scientific Computing Center) Cori supercomputer has given climate Read more…

By Rob Farber

Lenovo Unveils Warm Water Cooled ThinkSystem SD650 in Rampup to LRZ Install

February 22, 2018

This week Lenovo took the wraps off the ThinkSystem SD650 high-density server with third-generation direct water cooling technology developed in tandem with par Read more…

By Tiffany Trader

ORNL Summit Supercomputer Is Officially Here

June 8, 2018

Oak Ridge National Laboratory (ORNL) together with IBM and Nvidia celebrated the official unveiling of the Department of Energy (DOE) Summit supercomputer toda Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Hennessy & Patterson: A New Golden Age for Computer Architecture

April 17, 2018

On Monday June 4, 2018, 2017 A.M. Turing Award Winners John L. Hennessy and David A. Patterson will deliver the Turing Lecture at the 45th International Sympo Read more…

By Staff

Leading Solution Providers

SC17 Booth Video Tours Playlist

Altair @ SC17

Altair

AMD @ SC17

AMD

ASRock Rack @ SC17

ASRock Rack

CEJN @ SC17

CEJN

DDN Storage @ SC17

DDN Storage

Huawei @ SC17

Huawei

IBM @ SC17

IBM

IBM Power Systems @ SC17

IBM Power Systems

Intel @ SC17

Intel

Lenovo @ SC17

Lenovo

Mellanox Technologies @ SC17

Mellanox Technologies

Microsoft @ SC17

Microsoft

Penguin Computing @ SC17

Penguin Computing

Pure Storage @ SC17

Pure Storage

Supericro @ SC17

Supericro

Tyan @ SC17

Tyan

Univa @ SC17

Univa

Google Chases Quantum Supremacy with 72-Qubit Processor

March 7, 2018

Google pulled ahead of the pack this week in the race toward "quantum supremacy," with the introduction of a new 72-qubit quantum processor called Bristlecone. Read more…

By Tiffany Trader

Google I/O 2018: AI Everywhere; TPU 3.0 Delivers 100+ Petaflops but Requires Liquid Cooling

May 9, 2018

All things AI dominated discussion at yesterday’s opening of Google’s I/O 2018 developers meeting covering much of Google's near-term product roadmap. The e Read more…

By John Russell

Nvidia Ups Hardware Game with 16-GPU DGX-2 Server and 18-Port NVSwitch

March 27, 2018

Nvidia unveiled a raft of new products from its annual technology conference in San Jose today, and despite not offering up a new chip architecture, there were still a few surprises in store for HPC hardware aficionados. Read more…

By Tiffany Trader

Pattern Computer – Startup Claims Breakthrough in ‘Pattern Discovery’ Technology

May 23, 2018

If it weren’t for the heavy-hitter technology team behind start-up Pattern Computer, which emerged from stealth today in a live-streamed event from San Franci Read more…

By John Russell

Part One: Deep Dive into 2018 Trends in Life Sciences HPC

March 1, 2018

Life sciences is an interesting lens through which to see HPC. It is perhaps not an obvious choice, given life sciences’ relative newness as a heavy user of H Read more…

By John Russell

Intel Pledges First Commercial Nervana Product ‘Spring Crest’ in 2019

May 24, 2018

At its AI developer conference in San Francisco yesterday, Intel embraced a holistic approach to AI and showed off a broad AI portfolio that includes Xeon processors, Movidius technologies, FPGAs and Intel’s Nervana Neural Network Processors (NNPs), based on the technology it acquired in 2016. Read more…

By Tiffany Trader

Google Charts Two-Dimensional Quantum Course

April 26, 2018

Quantum error correction, essential for achieving universal fault-tolerant quantum computation, is one of the main challenges of the quantum computing field and it’s top of mind for Google’s John Martinis. At a presentation last week at the HPC User Forum in Tucson, Martinis, one of the world's foremost experts in quantum computing, emphasized... Read more…

By Tiffany Trader

Cray Rolls Out AMD-Based CS500; More to Follow?

April 18, 2018

Cray was the latest OEM to bring AMD back into the fold with introduction today of a CS500 option based on AMD’s Epyc processor line. The move follows Cray’ Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This