New Intel HPC Lead Tracks Phi Momentum

By Nicole Hemsoth

March 13, 2014

While there may not be a distinct, publicly available roadmap laying out the exact course for the next generation of Xeon Phi, conversations are brewing about how smooth the highway to Knight’s Landing will be, what the destination will look like, and of course, exactly how long it will take to arrive.

The unofficial landing of the newest member of the Knights family is expected sometime early next year and although we tried, it was hard to pry more detail from the HPC heads at Intel we spoke with today. We were, however, able to glean some information about some recent upticks in investments around both the existing and future Xeon Phi from one of the newest members of the high performance computing team.

Today marked the first time we’d talked with Charles Wuischpard about the Intel HPC roadmap since he took the position in January following a seven-year stretch at Penguin Computing as CEO. When we profiled Wuishpard following his listing in our annual People to Watch for 2014, he told us that leaving Penguin was a difficult decision. As he noted, “I was quite happy at Penguin Computing. We were coming off another record year and not looking for a change, but when Intel called, I had to listen. What drew me to the opportunity was the chance to be involved in, and participate in the future of HPC at the highest levels from the global race to exascale computing to the expansion and adoption of new HPC computing models like cloud. The assets at Intel to help make this happen are impressive.”

wuishpardWuischpard is certainly not a newcomer to technical computing. He spent 17 years at IBM in various executive sales roles in addition to shorter term stints at various other companies, including Versant and GoldenGate Software before taking over as CEO of Penguin Computing in 2007.

In his new position as VP and General Manager of the Datacenter Group’s workstations and HPC division, he reports to Raj Hazra, who will continue to serve as VP and General Manager of Intel’s Technical Computing group with an expanded role in pushing the Phi line (and application readiness goals) into more environments. While Wuishpard admitted that it may seem like there is a great deal of overlap between these two roles, the two are on complementary but divergent trajectories toward the same ultimate mission—to “bring the world to the edge of Moore’s Law.”

Among the technologies on Intel’s horizon that Wuishpard says are critical to the long-term success, the Xeon Phi is at the top of the list, both as it stands now and where he expects to watch it migrate in the future. He added that another key area for investment is in the future of high performance computing for clouds, noting that Intel is emphasizing the importance of cloud-based delivery of HPC with numerous cloud vendors that need to deliver more than just vanilla boxes for demanding workloads. He also pointed to another aspect of Intel’s business that he expects to add to growth–the TrueScale fabric. “I’ve always been a fan of QLogic, even before the Intel acquisition,” he told us, noting that TrueScale’s capabilities are one of the great untold stories along the manycore path.

All of Wuishpard’s excitement is backed by increased investment on the technical computing side, according to Harzra. The high performance computing division’s emphasis along the Knight’s line is focused on engineering, as always, as well as on making sure the application environments to meet the new era of manycore computing are primed. This means extensive work inside Intel and at their Parallel Computing Centers of Excellence (more of these are expected to be announced this year) where they’ll tailor ISVs community, and custom codes for industry.

“As we move from one level of parallelism to the next—from the multicore to the manycore era—we see [Knight’s Landing] as the basic compute architecture for far more than technical computing workloads, especially since adding more parallelism is the only way to get more performance. This will be the compute basis for high performance and compute-intensive applications going forward,” said Hazra.

Hazra and Wuischpard both agree that the current reach of Xeon Phi in terms of messaging, community engagement and overall breadth of knowledge isn’t as long as they might like it to be, given that the emphasis on the product’s development and use is centered on pure HPC workloads and environments. However, both Intel execs noted that this is expected to change rapidly, particularly in the wake Knight’s Landing and future developments. Hazra pointed to the many investments Intel is making internally, including Wuischpard, whom he says will bring an entrepreneurial approach to the Knights family.

Wuischpard told us that he’s been in conversations already with the top five Intel customers, including CERN, about what their future needs are system and code-wise  for the 2020-2023 timeframe.  He remarked, “Twenty years ago, they were planning for the CERN installation and design of the codes with the assumption that they were going to have a single core 8GHz processor. So that is what they wrote their code for, but now, how do they write their codes to take advantage of a manycore future?”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This