Why Iterative Innovation is the Only Path to Exascale

By Nicole Hemsoth

April 14, 2014

If we’re out of “magic bullets” that can shoot across supercomputing space, shattering assumptions about how high performance computing operates efficiently at massive scale, we’re left with one option…refine and tweak that which exists, while pushing as much funding as possible toward the blue sky above with the hopes that another disruptive technology will emerge.

Few others have the insight about this paradigm that Buddy Bland possesses. As director of Oak Ridge National Lab’s Leadership Computing Facility and former lead on a number of large-scale system projects, Bland has developed a keen sense of what is required of the supercomputers of the future—including those that will be part of the CORAL triad of pre-exascale systems. He has seen the so-called magic bullets pop off in the past, which yielded big gains in performance and power (outfitting with Jaguar with GPUs for the Titan refresh, for instance). But from what he sees from on high at this point, the exascale vision needs a long string of constant, cumulative tweaks in the absence of some looming “great distruptor” for HPC.

The CORAL program is a collaborative effort between Oak Ridge, Argonne and Lawrence Livermore labs, which will deliver pre-exascale class computing for Department of Energy and National Nuclear Security Administration needs by the 2017-2018 timeframe. There will be more information about the planned capability, vendor, and architecture within the next month when details are formally released. The decisions around the third site, which will be at Oak Ridge National Lab, have been keeping Bland busy. His team at Oak Ridge is nearing the signing of a contract and expect to be able to share more about the anticipated system by the end of this year.

In addition to navigating vendor capability to deliver the capacity and power requirements of the various vendors who submitted their offerings, Bland has had to look back at a number of successful systems to see why they were solid resources—and why certain approaches to efficient, high performance computing fail to deliver. From Titan, Sequoia, and Mira—and the many systems before these, Bland says he’s seen enough to understand that making exascale computing practical requires some serious investment in two key areas–reliability and power. This is not a surprise in itself, but the way Bland ties this into some finer points around the needs for more robust hardware and software that can automatically adjust to added complexity is worth sharing.

“Over the years as these machines have grown larger, the complexity of keeping them up and running and usable to use on a single application over a long period of time has become more of a problem,” said Bland. “We see nodes fail every couple of days,” he told us. “We expect that with the CORAL machines, since there will be even more parts, there will even more failures, so we’re working with the vendors to help us with that and we’re also looking to software that can help us get around those failures. We need to find ways to help applications stay up and run for even longer periods of time without failing.”

As it stands, the process of recovering from node failure at a large supercomputing site hasn’t developed much over the years. A good bit of is a manual, and all of it contributes to expense for both the center and the people who help get the application ship back on course. For even a basic cluster, node failure is a problem—but when the average job running on Titan is taking up around 60,000 cores at minimum, the value of having a way to mitigate downtime is essential. Aside from those direct costs, scientists simply want their results, not the burden of smacking around new nodes and reviving from a checkpoint (if they were lucky enough to have one).

“What’s really needed is full automation of the recovery process,” says Bland. He explained that these issues around recovery have been addressed already by a number of scheduling packages, but none of them have managed to mesh together what’s needed into a comprehensive package that allows touch-free recovery.

As an interesting side note, this capability to auto-roll after a rock hits the works is something that the largest datacenters in the world have built into their operations (think more in terms of Google, Facebook and the like rather than large scientific computing hubs) but for HPC sites, this remains a big challenge for the hardware vendors and those making schedulers as well. Ah, but that’s a different world, right? Certainly there could be no relevance to U.S. government lab supercomputing centers….Ahem. So, moving on…

If recovery and power are two of the major issues that HPC centers need to address in this era of pre-exascale systems, there seems to be burgeoning answer that speaks to both matters. Cut down on the movement of data by moving as much as possible onto the same chip. This not only wicks away the big energy drain, which is that very movement, but it also means fewer components, thus a lessened chance of failing parts. Bland says that the model, which has played out in the Blue Gene systems, has proven itself to some degree. However, despite any success there the future of that line of IBM machines for supercomputing is in question—but that’s another article.

Bland points to other innovations that have improved power consumption specifically, which is through the addition of GPUs. He said despite a 10-fold improvement in computing power, upgrading Titan with new processors and GPUs from its plain vanilla CPU-only Jaguar roots, the system consumed quite a bit less power (going from around 7 megawatts to 5). This was a remarkable improvement, he said, but it was just a one-time innovation. “You can’t tackle all these problems around reliability and power without looking at every single one of the things that consumes power or leads to failure. We had GPUs and that helped, but that’s not enough. There must be more innovation for all layers the stack.”

Innovations in areas that don’t get quite as much attention are all going to be the small developments that add to more efficient exascale computing. There is no one solution—no magic bullet, says Bland. He pointed to the example of power supplies as representative of the “little things” that can be worked on in the near term. “Right now we have power supplies that are around 92 percent efficient in converting AC to DC. That’s 8% we’re leaving on the floor—we need to find one that’s 99% efficient. It’s these pieces, these small details in how we’re spending small amounts of energy that are really going to make the difference.”

There are a few other considerations that found their way from experience into the RFP process for the new CORAL systems, including the choices among particular architectures. What’s most surprising, says Bland, is how little these architectural considerations matter against the sheer process of exposing parallelism in the codes set to run on the future fastest systems. “You can’t just throw a code to the compiler—you as a human actually have to go in and expose that parallelism then let the compilers handle the architectural details.” He says that it’s a matter of writing applications in a way that can bring massive parallel capability to light versus expecting the architectural decisions to unfold in a way that automatically yields ultra high performance.

Compute, code and energy issues aren’t the only problems Bland’s team is thinking about for the next generation of large-scale systems. For instance, there’s also a broader concern around I/O that will become far more pressing going forward. It’s hard enough to think about building archives in the current generation of supercomputers, and just as difficult to get enough bandwidth since most of what centers are using is built for capacity. Here’s where another “small innovation” that can yield larger gains via burst buffers. We’ve written about these before—there’s a cache layer in front of the archive that allows “bursting” of the data into slower devices, which is great for this type of traffic. As Bland said, this smaller but important innovation is good as a “stop gap” for now, but more work is needed to handle streaming traffic at high bandwidth, which will be an even bigger problem as system sizes and the data they generate grows.

Codes aside, he said, at the end of the day, the one thing that will determine the feasibility of exascale computing will be power. And while there is promise in the research being done in the FastForward and DesignForward programs, it’s about refining. He said he’s not expecting that there will be one major disruptive technology that will turn supercomputing on its head in the near term—it’s about innovations across the board that will be small individually but will contribute to a much richer set of capabilities that centers can actually afford to host.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

DoE Awards 24 ASCR Leadership Computing Challenge (ALCC) Projects

June 28, 2017

On Monday, the U.S. Department of Energy’s (DOE’s) ASCR Leadership Computing Challenge (ALCC) program awarded 24 projects a total of 2.1 billion core-hours at the Argonne Leadership Computing Facility (ALCF). The o Read more…

By HPCwire Staff

STEM-Trekker Badisa Mosesane Attends CERN Summer Student Program

June 27, 2017

Badisa Mosesane, an undergraduate scholar who studies computer science at the University of Botswana in Gaborone, recently joined other students from developing nations around the world in Geneva, Switzerland to particip Read more…

By Elizabeth Leake, STEM-Trek

The EU Human Brain Project Reboots but Supercomputing Still Needed

June 26, 2017

The often contentious, EU-funded Human Brain Project whose initial aim was fixed firmly on full-brain simulation is now in the midst of a reboot targeting a more modest goal – development of informatics tools and data/ Read more…

By John Russell

DOE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a Department of Energy sponsored collaboration between the Univ Read more…

By John Russell

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

UMass Dartmouth Reports on HPC Day 2017 Activities

June 26, 2017

UMass Dartmouth's Center for Scientific Computing & Visualization Research (CSCVR) organized and hosted the third annual "HPC Day 2017" on May 25th. This annual event showcases on-going scientific research in Massach Read more…

By Gaurav Khanna

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

DoE Awards 24 ASCR Leadership Computing Challenge (ALCC) Projects

June 28, 2017

On Monday, the U.S. Department of Energy’s (DOE’s) ASCR Leadership Computing Challenge (ALCC) program awarded 24 projects a total of 2.1 billion core-hour Read more…

By HPCwire Staff

DOE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a D Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This