Why Iterative Innovation is the Only Path to Exascale

By Nicole Hemsoth

April 14, 2014

If we’re out of “magic bullets” that can shoot across supercomputing space, shattering assumptions about how high performance computing operates efficiently at massive scale, we’re left with one option…refine and tweak that which exists, while pushing as much funding as possible toward the blue sky above with the hopes that another disruptive technology will emerge.

Few others have the insight about this paradigm that Buddy Bland possesses. As director of Oak Ridge National Lab’s Leadership Computing Facility and former lead on a number of large-scale system projects, Bland has developed a keen sense of what is required of the supercomputers of the future—including those that will be part of the CORAL triad of pre-exascale systems. He has seen the so-called magic bullets pop off in the past, which yielded big gains in performance and power (outfitting with Jaguar with GPUs for the Titan refresh, for instance). But from what he sees from on high at this point, the exascale vision needs a long string of constant, cumulative tweaks in the absence of some looming “great distruptor” for HPC.

The CORAL program is a collaborative effort between Oak Ridge, Argonne and Lawrence Livermore labs, which will deliver pre-exascale class computing for Department of Energy and National Nuclear Security Administration needs by the 2017-2018 timeframe. There will be more information about the planned capability, vendor, and architecture within the next month when details are formally released. The decisions around the third site, which will be at Oak Ridge National Lab, have been keeping Bland busy. His team at Oak Ridge is nearing the signing of a contract and expect to be able to share more about the anticipated system by the end of this year.

In addition to navigating vendor capability to deliver the capacity and power requirements of the various vendors who submitted their offerings, Bland has had to look back at a number of successful systems to see why they were solid resources—and why certain approaches to efficient, high performance computing fail to deliver. From Titan, Sequoia, and Mira—and the many systems before these, Bland says he’s seen enough to understand that making exascale computing practical requires some serious investment in two key areas–reliability and power. This is not a surprise in itself, but the way Bland ties this into some finer points around the needs for more robust hardware and software that can automatically adjust to added complexity is worth sharing.

“Over the years as these machines have grown larger, the complexity of keeping them up and running and usable to use on a single application over a long period of time has become more of a problem,” said Bland. “We see nodes fail every couple of days,” he told us. “We expect that with the CORAL machines, since there will be even more parts, there will even more failures, so we’re working with the vendors to help us with that and we’re also looking to software that can help us get around those failures. We need to find ways to help applications stay up and run for even longer periods of time without failing.”

As it stands, the process of recovering from node failure at a large supercomputing site hasn’t developed much over the years. A good bit of is a manual, and all of it contributes to expense for both the center and the people who help get the application ship back on course. For even a basic cluster, node failure is a problem—but when the average job running on Titan is taking up around 60,000 cores at minimum, the value of having a way to mitigate downtime is essential. Aside from those direct costs, scientists simply want their results, not the burden of smacking around new nodes and reviving from a checkpoint (if they were lucky enough to have one).

“What’s really needed is full automation of the recovery process,” says Bland. He explained that these issues around recovery have been addressed already by a number of scheduling packages, but none of them have managed to mesh together what’s needed into a comprehensive package that allows touch-free recovery.

As an interesting side note, this capability to auto-roll after a rock hits the works is something that the largest datacenters in the world have built into their operations (think more in terms of Google, Facebook and the like rather than large scientific computing hubs) but for HPC sites, this remains a big challenge for the hardware vendors and those making schedulers as well. Ah, but that’s a different world, right? Certainly there could be no relevance to U.S. government lab supercomputing centers….Ahem. So, moving on…

If recovery and power are two of the major issues that HPC centers need to address in this era of pre-exascale systems, there seems to be burgeoning answer that speaks to both matters. Cut down on the movement of data by moving as much as possible onto the same chip. This not only wicks away the big energy drain, which is that very movement, but it also means fewer components, thus a lessened chance of failing parts. Bland says that the model, which has played out in the Blue Gene systems, has proven itself to some degree. However, despite any success there the future of that line of IBM machines for supercomputing is in question—but that’s another article.

Bland points to other innovations that have improved power consumption specifically, which is through the addition of GPUs. He said despite a 10-fold improvement in computing power, upgrading Titan with new processors and GPUs from its plain vanilla CPU-only Jaguar roots, the system consumed quite a bit less power (going from around 7 megawatts to 5). This was a remarkable improvement, he said, but it was just a one-time innovation. “You can’t tackle all these problems around reliability and power without looking at every single one of the things that consumes power or leads to failure. We had GPUs and that helped, but that’s not enough. There must be more innovation for all layers the stack.”

Innovations in areas that don’t get quite as much attention are all going to be the small developments that add to more efficient exascale computing. There is no one solution—no magic bullet, says Bland. He pointed to the example of power supplies as representative of the “little things” that can be worked on in the near term. “Right now we have power supplies that are around 92 percent efficient in converting AC to DC. That’s 8% we’re leaving on the floor—we need to find one that’s 99% efficient. It’s these pieces, these small details in how we’re spending small amounts of energy that are really going to make the difference.”

There are a few other considerations that found their way from experience into the RFP process for the new CORAL systems, including the choices among particular architectures. What’s most surprising, says Bland, is how little these architectural considerations matter against the sheer process of exposing parallelism in the codes set to run on the future fastest systems. “You can’t just throw a code to the compiler—you as a human actually have to go in and expose that parallelism then let the compilers handle the architectural details.” He says that it’s a matter of writing applications in a way that can bring massive parallel capability to light versus expecting the architectural decisions to unfold in a way that automatically yields ultra high performance.

Compute, code and energy issues aren’t the only problems Bland’s team is thinking about for the next generation of large-scale systems. For instance, there’s also a broader concern around I/O that will become far more pressing going forward. It’s hard enough to think about building archives in the current generation of supercomputers, and just as difficult to get enough bandwidth since most of what centers are using is built for capacity. Here’s where another “small innovation” that can yield larger gains via burst buffers. We’ve written about these before—there’s a cache layer in front of the archive that allows “bursting” of the data into slower devices, which is great for this type of traffic. As Bland said, this smaller but important innovation is good as a “stop gap” for now, but more work is needed to handle streaming traffic at high bandwidth, which will be an even bigger problem as system sizes and the data they generate grows.

Codes aside, he said, at the end of the day, the one thing that will determine the feasibility of exascale computing will be power. And while there is promise in the research being done in the FastForward and DesignForward programs, it’s about refining. He said he’s not expecting that there will be one major disruptive technology that will turn supercomputing on its head in the near term—it’s about innovations across the board that will be small individually but will contribute to a much richer set of capabilities that centers can actually afford to host.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AWS Embraces FPGAs, ‘Elastic’ GPUs

December 2, 2016

A new instance type rolled out this week by Amazon Web Services is based on customizable field programmable gate arrays that promise to strike a balance between performance and cost as emerging workloads create requirements often unmet by general-purpose processors. Read more…

By George Leopold

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Weekly Twitter Roundup (Dec. 1, 2016)

December 1, 2016

Here at HPCwire, we aim to keep the HPC community apprised of the most relevant and interesting news items that get tweeted throughout the week. Read more…

By Thomas Ayres

HPC Career Notes (Dec. 2016)

December 1, 2016

In this monthly feature, we’ll keep you up-to-date on the latest career developments for individuals in the high performance computing community. Read more…

By Thomas Ayres

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

IBM and NSF Computing Pioneer Erich Bloch Dies at 91

November 30, 2016

Erich Bloch, a computational pioneer whose competitive zeal and commercial bent helped transform the National Science Foundation while he was its director, died last Friday at age 91. Bloch was a productive force to be reckoned. During his long stint at IBM prior to joining NSF Bloch spearheaded development of the “Stretch” supercomputer and IBM’s phenomenally successful System/360. Read more…

By John Russell

Pioneering Programmers Awarded Presidential Medal of Freedom

November 30, 2016

In an awards ceremony on November 22, President Barack Obama recognized 21 recipients with the Presidential Medal of Freedom, the Nation’s highest civilian honor. Read more…

By Tiffany Trader

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

HPE-SGI to Tackle Exascale and Enterprise Targets

November 22, 2016

At first blush, and maybe second blush too, Hewlett Packard Enterprise’s (HPE) purchase of SGI seems like an unambiguous win-win. SGI’s advanced shared memory technology, its popular UV product line (Hanna), deep vertical market expertise, and services-led go-to-market capability all give HPE a leg up in its drive to remake itself. Bear in mind HPE came into existence just a year ago with the split of Hewlett-Packard. The computer landscape, including HPC, is shifting with still unclear consequences. One wonders who’s next on the deal block following Dell’s recent merger with EMC. Read more…

By John Russell

Intel Details AI Hardware Strategy for Post-GPU Age

November 21, 2016

Last week at SC16, Intel revealed its product roadmap for embedding its processors with key capabilities and attributes needed to take artificial intelligence (AI) to the next level. Read more…

By Alex Woodie

SC Says Farewell to Salt Lake City, See You in Denver

November 18, 2016

After an intense four-day flurry of activity (and a cold snap that brought some actual snow flurries), the SC16 show floor closed yesterday (Thursday) and the always-extensive technical program wound down today. Read more…

By Tiffany Trader

D-Wave SC16 Update: What’s Bo Ewald Saying These Days

November 18, 2016

Tucked in a back section of the SC16 exhibit hall, quantum computing pioneer D-Wave has been talking up its new 2000-qubit processor announced in September. Forget for a moment the criticism sometimes aimed at D-Wave. This small Canadian company has sold several machines including, for example, ones to Lockheed and NASA, and has worked with Google on mapping machine learning problems to quantum computing. In July Los Alamos National Laboratory took possession of a 1000-quibit D-Wave 2X system that LANL ordered a year ago around the time of SC15. Read more…

By John Russell

Why 2016 Is the Most Important Year in HPC in Over Two Decades

August 23, 2016

In 1994, two NASA employees connected 16 commodity workstations together using a standard Ethernet LAN and installed open-source message passing software that allowed their number-crunching scientific application to run on the whole “cluster” of machines as if it were a single entity. Read more…

By Vincent Natoli, Stone Ridge Technology

IBM Advances Against x86 with Power9

August 30, 2016

After offering OpenPower Summit attendees a limited preview in April, IBM is unveiling further details of its next-gen CPU, Power9, which the tech mainstay is counting on to regain market share ceded to rival Intel. Read more…

By Tiffany Trader

AWS Beats Azure to K80 General Availability

September 30, 2016

Amazon Web Services has seeded its cloud with Nvidia Tesla K80 GPUs to meet the growing demand for accelerated computing across an increasingly-diverse range of workloads. The P2 instance family is a welcome addition for compute- and data-focused users who were growing frustrated with the performance limitations of Amazon's G2 instances, which are backed by three-year-old Nvidia GRID K520 graphics cards. Read more…

By Tiffany Trader

Think Fast – Is Neuromorphic Computing Set to Leap Forward?

August 15, 2016

Steadily advancing neuromorphic computing technology has created high expectations for this fundamentally different approach to computing. Read more…

By John Russell

The Exascale Computing Project Awards $39.8M to 22 Projects

September 7, 2016

The Department of Energy’s Exascale Computing Project (ECP) hit an important milestone today with the announcement of its first round of funding, moving the nation closer to its goal of reaching capable exascale computing by 2023. Read more…

By Tiffany Trader

HPE Gobbles SGI for Larger Slice of $11B HPC Pie

August 11, 2016

Hewlett Packard Enterprise (HPE) announced today that it will acquire rival HPC server maker SGI for $7.75 per share, or about $275 million, inclusive of cash and debt. The deal ends the seven-year reprieve that kept the SGI banner flying after Rackable Systems purchased the bankrupt Silicon Graphics Inc. for $25 million in 2009 and assumed the SGI brand. Bringing SGI into its fold bolsters HPE's high-performance computing and data analytics capabilities and expands its position... Read more…

By Tiffany Trader

ARM Unveils Scalable Vector Extension for HPC at Hot Chips

August 22, 2016

ARM and Fujitsu today announced a scalable vector extension (SVE) to the ARMv8-A architecture intended to enhance ARM capabilities in HPC workloads. Fujitsu is the lead silicon partner in the effort (so far) and will use ARM with SVE technology in its post K computer, Japan’s next flagship supercomputer planned for the 2020 timeframe. This is an important incremental step for ARM, which seeks to push more aggressively into mainstream and HPC server markets. Read more…

By John Russell

IBM Debuts Power8 Chip with NVLink and Three New Systems

September 8, 2016

Not long after revealing more details about its next-gen Power9 chip due in 2017, IBM today rolled out three new Power8-based Linux servers and a new version of its Power8 chip featuring Nvidia’s NVLink interconnect. Read more…

By John Russell

Leading Solution Providers

Vectors: How the Old Became New Again in Supercomputing

September 26, 2016

Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. But like the mythical phoenix bird, vector instructions have arisen from the ashes. Here is the history of a technology that went from new to old then back to new. Read more…

By Lynd Stringer

US, China Vie for Supercomputing Supremacy

November 14, 2016

The 48th edition of the TOP500 list is fresh off the presses and while there is no new number one system, as previously teased by China, there are a number of notable entrants from the US and around the world and significant trends to report on. Read more…

By Tiffany Trader

Intel Launches Silicon Photonics Chip, Previews Next-Gen Phi for AI

August 18, 2016

At the Intel Developer Forum, held in San Francisco this week, Intel Senior Vice President and General Manager Diane Bryant announced the launch of Intel's Silicon Photonics product line and teased a brand-new Phi product, codenamed "Knights Mill," aimed at machine learning workloads. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Beyond von Neumann, Neuromorphic Computing Steadily Advances

March 21, 2016

Neuromorphic computing – brain inspired computing – has long been a tantalizing goal. The human brain does with around 20 watts what supercomputers do with megawatts. And power consumption isn’t the only difference. Fundamentally, brains ‘think differently’ than the von Neumann architecture-based computers. While neuromorphic computing progress has been intriguing, it has still not proven very practical. Read more…

By John Russell

Dell EMC Engineers Strategy to Democratize HPC

September 29, 2016

The freshly minted Dell EMC division of Dell Technologies is on a mission to take HPC mainstream with a strategy that hinges on engineered solutions, beginning with a focus on three industry verticals: manufacturing, research and life sciences. "Unlike traditional HPC where everybody bought parts, assembled parts and ran the workloads and did iterative engineering, we want folks to focus on time to innovation and let us worry about the infrastructure," said Jim Ganthier, senior vice president, validated solutions organization at Dell EMC Converged Platforms Solution Division. Read more…

By Tiffany Trader

Container App ‘Singularity’ Eases Scientific Computing

October 20, 2016

HPC container platform Singularity is just six months out from its 1.0 release but already is making inroads across the HPC research landscape. It's in use at Lawrence Berkeley National Laboratory (LBNL), where Singularity founder Gregory Kurtzer has worked in the High Performance Computing Services (HPCS) group for 16 years. Read more…

By Tiffany Trader

Micron, Intel Prepare to Launch 3D XPoint Memory

August 16, 2016

Micron Technology used last week’s Flash Memory Summit to roll out its new line of 3D XPoint memory technology jointly developed with Intel while demonstrating the technology in solid-state drives. Micron claimed its Quantx line delivers PCI Express (PCIe) SSD performance with read latencies at less than 10 microseconds and writes at less than 20 microseconds. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Share This