Emerging System Sets Stage for Exascale Science

By Nicole Hemsoth

April 29, 2014

Today we welcome a new large-scale system into the high performance computing fold with the formal announcement of Cori, a new supercomputer set to be installed at NERSC in the mid-2016 timeframe. Known in its RFP stages as NERSC-8, the new machine will sport over 9,300 nodes, featuring the next-generation Knights Landing architecture housed within a Cray XC environment.

In the original request for vendor input on the system, NERSC said they required a new HPC environment to support the broad array of scientific projects that run at the center. This system had to “provide a significant upgrade in computational capabilities, with at least a ten-times increase in sustained performance over the NERSC-6 Hopper system on a set of representative benchmarks.” With 3 teraflops of double-precision peak performance per node expected from the Knight’s Landing-based Cray Cori machine, there is set to be a clear 10x (or more) improvement. The addition of over 400 GbS of IO bandwidth and 28 petabytes of disk make this quite a powerhouse—but again, the real emphasis is not on peak or capability, it’s on true application performance and showing a path to using new architectures and approaches for next generation science.

What’s interesting about the new supercomputer is that it’s been designed as a proving ground of sorts for some of the key barriers on the exascale computing front, including resiliency, programming to exploit massive levels of parallelism, and support for data-intensive scientific computing applications in software, hardware, memory and storage systems. Key to exploring solutions around these barriers are the Knight’s Landing manycore, self-hosted architecture and more novel approaches to extending reliability and performance with flash memory. The point of the system, as NERSC folks we talked to leading up to the announcement repeated constantly, has been to serve the highly diverse workloads of over 5,000 users that will make use of the system…not to appeal to compute-based benchmarks like LINPACK, although that sentiment is not new these days.

While we have often heard variables on the eventual core count of the Knight’s Landing processors set to appear in this system, Katie Antypas, head of NERSC’s Services Department, said there will be “more than sixty cores” on each of the cards.  But as Antypas repeated several times during our conversation about Cori, the real appeal has a lot less to do with compute horsepower than it does real application requirements. The access to high-bandwidth on-package memory  with the next-generation Intel part is the real appeal, she noted. “This is critical for our workloads because we’ve found that most of our applications aren’t limited by compute—they’re held back because of memory bandwidth.” While performance and efficiency are key, “for users, having this self-hosted architecture means there is no need to worry about moving data on and off a coprocessor.”

Antypas notes that even with a familiar programming environment and lessened emphasis on the challenges of data movement inside the node, there’s still a big optimization challenge ahead. “We know it will be a challenge for some of our users since they will need to find more parallelism in order to port their applications to a new architecture.” Still, she says, “we knew that for the long term to satisfy our mission to deliver more computing capability for our users, we needed to go down the manycore and more efficient route.”

There’s another unique element that the team will watch play out in advance of the wave of exascale systems eventually. The contract noted an option for burst buffer technology. In essence, this a layer of NVRAM that sits between the memory and disk to accelerate IO in the system. This is a core part of what Nick Wright, Advanced Technologies Group lead at NERSC will be watching once it’s up and running, both in terms of how it’s able to sate some key reliability concerns and to explore how it can enhance the increasingly important IOPS capabilities of the machine.

Wright says his team is looking at the burst buffer option for data-intensive computing as well as for addressing traditional HPC resiliency because of its checkpoint restart capabilities. “For data-intensive applications, one of the things about flash memory is that it has significantly higher IOPS than regular spinning disk—we’re seeing that many of the data-intensive apps are IOPS bound as well as general IO bandwidth bound, so we want to explore what new capabilities in scientific computing we can enable.”

For this piece of the system, Cray will be working with the software side but they’re still evaluating who the vendor will be for the hardware piece of the burst buffer. Wright says they want to integrate as much commodity technology as possible, but there’s benefit in waiting. The machine isn’t due for delivery for a while so that lets them ride out the drop in flash prices for a bit until they’re actually ready to pounce, instead of investing now in technology they’re not ready to use yet.

As Antypas said, “flash delivers bandwidth more cost effectively, so to give users the bandwidth they need, folks like us at NERSC have been buying really large parallel file systems. But the price of flash has come to the point that it looks much more promising for our supers. It can be a significant increase in bandwidth, and accelerating IO and spending more time computing is right what we want to do.”

Antypas and Wright agree that the burst buffer, both as a checkpoint and restarting merchanism to make rollbacks and checkpointing far faster and more efficient, as well as for driving data-intensive science, is something that they expect to see in exascale systems. They hope to share lessons learned for future systems—but for now are focusing on evolving applications according to the manycore architecture at hand, which represents a good view of the future.

As Sudip Dosanjh, Director of the National Energy Research Scientific Computing Center at Lawrence Berkeley National Laboratory summarized, “Cori will provide a significant increase in capability for our users and will provide a platform for transitioning our very broad user community to many core architectures. We will collaborate with Cray to ensure that Cori meets the computational and data needs of DOE’s science community.”

“We are thrilled to work with Cray in bringing the next generation of highly parallel supercomputers to market based on the Intel Xeon Phi processor – codenamed Knights Landing,” said Charles Wuischpard, Intel’s Vice President, Data Center Group and General Manager, Workstation and High Performance Computing. “Working closely with Cray, we will deploy the Many Integrated Core (MIC) architecture on the next generation Cray XC supercomputer, delivering over 3 teraflops of performance per single socket node to power a wide set of applications and taking an important and viable step towards Exascale.”

For some notable reads, check out the benchmarks here—congrats to our friends at NERSC and their new addition!

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Idaho National Laboratory Set for $90M Cybersec/HPC Expansion

March 30, 2017

Idaho lawmakers this week approved a $90 million bond to fund the construction of two new Idaho National Laboratory buildings: the Cybercore Integration Center and the Collaborative Computing Center. Read more…

By Tiffany Trader

Ohio Supercomputer Center Dedicates ‘Owens’ Cluster

March 29, 2017

In a dedication ceremony held earlier today (March 29), officials from Ohio Supercomputer Center (OSC) along with state representatives gathered to celebrate the launch of OSC’s newest cluster: Read more…

By Tiffany Trader

EU Ratchets up the Race to Exascale Computing

March 29, 2017

The race to expand HPC infrastructure, including exascale machines, to advance national and regional interests ratcheted up a notch yesterday with announcement that seven European countries – Read more…

By John Russell

Data-Hungry Algorithms and the Thirst for AI

March 29, 2017

At Tabor Communications’ Leverage Big Data + EnterpriseHPC Summit in Florida last week, esteemed HPC professional Jay Boisseau, chief HPC technology strategist at Dell EMC, engaged the audience with his presentation, “Big Computing, Big Data, Big Trends, Big Results.” Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Leveraging the Power of Big Data to Improve Customer Satisfaction & Brand Loyalty

In the dynamic world of retail, retailers must find ways to recognize and effectively respond to shopping behaviors, patterns, and trends in order to succeed. Read more…

Bill Gropp – Pursuing the Next Big Thing at NCSA

March 28, 2017

About eight months ago Bill Gropp was elevated to acting director of the National Center for Supercomputing Applications (NCSA). Read more…

By John Russell

UK to Launch Six Major HPC Centers

March 27, 2017

Six high performance computing centers will be formally launched in the U.K. later this week intended to provide wider access to HPC resources to U.K. Read more…

By John Russell

AI in the News: Rao in at Intel, Ng out at Baidu, Nvidia on at Tencent Cloud

March 26, 2017

Just as AI has become the leitmotif of the advanced scale computing market, infusing much of the conversation about HPC in commercial and industrial spheres, it also is impacting high-level management changes in the industry. Read more…

By Doug Black

Scalable Informatics Ceases Operations

March 23, 2017

On the same day we reported on the uncertain future for HPC compiler company PathScale, we are sad to learn that another HPC vendor, Scalable Informatics, is closing its doors. Read more…

By Tiffany Trader

Data-Hungry Algorithms and the Thirst for AI

March 29, 2017

At Tabor Communications’ Leverage Big Data + EnterpriseHPC Summit in Florida last week, esteemed HPC professional Jay Boisseau, chief HPC technology strategist at Dell EMC, engaged the audience with his presentation, “Big Computing, Big Data, Big Trends, Big Results.” Read more…

By Tiffany Trader

Bill Gropp – Pursuing the Next Big Thing at NCSA

March 28, 2017

About eight months ago Bill Gropp was elevated to acting director of the National Center for Supercomputing Applications (NCSA). Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

New Japanese Supercomputing Project Targets Exascale

March 14, 2017

Another Japanese supercomputing project was revealed this week, this one from emerging supercomputer maker, ExaScaler Inc., and Keio University. The partners are working on an original supercomputer design with exascale aspirations. Read more…

By Tiffany Trader

For IBM/OpenPOWER: Success in 2017 = (Volume) Sales

January 11, 2017

To a large degree IBM and the OpenPOWER Foundation have done what they said they would – assembling a substantial and growing ecosystem and bringing Power-based products to market, all in about three years. Read more…

By John Russell

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a new board design for NVLink-equipped Pascal P100 GPUs that will create another entrant to the space currently occupied by Nvidia's DGX-1 system, IBM's "Minsky" platform and the Supermicro SuperServer (1028GQ-TXR). Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which will be Japan’s “fastest AI supercomputer,” Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular offerings such as Caffe, Theano, and Torch. Read more…

By John Russell

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Leading Solution Providers

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling was pretty much the exclusive realm of the Cray-2 and IBM mainframe class products. That’s changing. We are now seeing an emergence of x86 class server products with exotic plumbing technology ranging from Direct-to-Chip to servers and storage completely immersed in a dielectric fluid. Read more…

By Steve Campbell

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. Read more…

By John Russell

BioTeam’s Berman Charts 2017 HPC Trends in Life Sciences

January 4, 2017

Twenty years ago high performance computing was nearly absent from life sciences. Today it’s used throughout life sciences and biomedical research. Genomics and the data deluge from modern lab instruments are the main drivers, but so is the longer-term desire to perform predictive simulation in support of Precision Medicine (PM). There’s even a specialized life sciences supercomputer, ‘Anton’ from D.E. Shaw Research, and the Pittsburgh Supercomputing Center is standing up its second Anton 2 and actively soliciting project proposals. There’s a lot going on. Read more…

By John Russell

HPC Startup Advances Auto-Parallelization’s Promise

January 23, 2017

The shift from single core to multicore hardware has made finding parallelism in codes more important than ever, but that hasn’t made the task of parallel programming any easier. Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu’s Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural network training and now they are sharing their implementation with the larger deep learning community. Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

IDG to Be Bought by Chinese Investors; IDC to Spin Out HPC Group

January 19, 2017

US-based publishing and investment firm International Data Group, Inc. (IDG) will be acquired by a pair of Chinese investors, China Oceanwide Holdings Group Co., Ltd. Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This