Burst Buffers Flash Exascale Potential

By Nicole Hemsoth

May 1, 2014

For any large-scale datacenter, be it a scientific supercomputer or hyperscale web farm, the constant battles of “defensive I/O” and “offensive I/O” take their toll on overall efficiency and productivity. From checkpointing to pushing performance on long-running applications, one set of technologies is pushing its way onto the frontlines. The “burst buffer” concept, as Los Alamos National Laboratory’s Gary Grider called it five years ago, is taking aim at both dueling I/O concerns and proving itself worthy at massive scale.

Although not a new concept, the noise around burst buffers has been growing, especially at this past November’s supercomputing show where numerous vendors, from DDN, EMC, NetApp and others demonstrated their wares in the form of flashy arrays with on-board compute to handle both checkpoint and recovery in addition to boosting application performance and efficiency. The promise is multi-facted; in addition to serving as a pure storage option, these flash+compute-equipped dedicated nodes can also make storage smarter and more active—eventually to the point where this layer is built into the overall workflow in both capacity and compute terms.

“This is all based on pure economics,” Grider said. “And we predicted that all of this was coming several years ago when we did our first spreadsheet analysis that showed what was happening with bandwidth and capacity in disk drives versus flash.” The report, which can be found here, basically showed how even then, in 2009, right about now it was going to be far more economical to do checkpointing in flash then move it into disk later.

It’s worth noting that Grider was spot-on during his original economic analysis back in 2009 with where this might go. The original chart below shows the projected trajectory:

Grider1

Despite some fluctuations in flash prices, the general trend is downward, which pushes this possibility, although it’s not just about large-scale datacenters having a cheaper route to reliable checkpointing. As the team continued to investigate burst buffers to tackle reliability, it became clear how many other uses were possible with flash and compute on a dedicated set of nodes. From debugging, data analysis, throwing in dynamic load modules and more, Grider and fellow researchers began to the see the light—the full spectrum of it. Since that time, much of his career has been devoted to moving the burst buffer message forward—but not without a few caveats.

As more research is pushed toward the idea, Grider and others hope it will be even more practical to look at burst buffers for supercomputers as more than pure storage and checkpointing devices. Eventually, as his pending work on the storage-focused Exascale I/O Fast Forward program reveals, it will be possible to ship function with the data that is shuttled over to the burst buffers, meaning that all of that structure that gives deeper meaning and possibility to otherwise idle data will no longer be squelched out by the file system’s serial bit tendencies. Instead, a complex (and still immature) software paradigm will let users take advantage of the smart, active nodes of the burst buffer to handle executables while at rest between data dumps.

Grider’s graphic showing how this plays out economically (and to some degree, practically) s in one of the newest systems, Trinity, adds some real-world context to what’s needed (not to mention possible).

Grider2

While this makes sense at Trinity and future pre-exascale and exascale system levels, these same economics don’t exactly translate into the wider world. “This isn’t for everyone,” Grider said bluntly. “This is the biggest misconception, which often leads to the most questions.” He notes that while the vendor community and now, general technology masses, are being told that burst buffers can solve the world’s problems. Quite simply, unless it’s at very large scale, investing in burst buffers for general checkpointing isn’t often economically sound since far more nodes means way more failure (and many more checkpoint halts). Besides, many smaller IT shops aren’t dealing with multiple terabyte (or petabyte soon enough) dumps to make this reasonable. However, if they’re taking advantage of the active component of a smart storage approach (i.e. leveraging the compute on the nodes) it could be useful. He urged caution about this, but did note that it’s not rocket science to figure out if you’re going to benefit from it, especially for checkpointing.

Another host of questions Grider says he often encounters revolves around where burst buffers should live. His answer speaks more to what the next generation of supercomputing nodes will likely look like when the software troubles are smoothed, which will probably be flash-heavy servers that perform the same active, smart storage tasks. Currently, however, they reside in a separate set of nodes inside the supercomputer since centralizing minimizes complexity. Having more integrated flow between the flash, compute, disk, and applications is probably going to take around 5 years or more, says Grider. But again, his current research work (as well as the work of others on the programming side) is addressing some of this. In comparison to the other software challenges needed for exascale, however, he notes, solving the little burst buffer problem is nothing.

Government-funded labs are getting the I/O economics message, if nothing else. As Grider told us, this is really the first time that an RFP round has focused on anything other than compute and capacity. Storage and data movement are active parts of the discussion, which is no surprise since so much productivity is lost due to failures—and on point here, the checkpointing and dumping required to make those less painful.

“The dumps we’re doing on systems now are in the hundreds of terabytes range.  In about two years, lots of machines are going to be doing this in the 2-5 petabyte range. If you dump that even at today’s sizes, you’re talking about over an hour to dump all the memory—and this is every four hours or so. That means every four hours you’ve lost an hour or more—and ultimately, that’s 25% of the machine that’s not being used for science. That’s the real economics argument just for checkpoint,” he said.

As reported this week, the new NERSC-8 “Cori” system had an option for a burst buffer built in to explore these possibilities and the other half of the joint RFP (the Trinity system) has the same goal of pushing to 90% efficiency. Since this can’t be done by adding cores and reducing power, minimizing the impact of checkpointing while eventually taking advantage of that time between bursts by doing meaningful work on that otherwise idle data promises a significant boost.

Just as Nick Wright and Katie Antypas told us this week during the NERSC-8 system announcement (okay, “Cori”), which was the other side of this RFP (Trinity announcement expected later this year), this will very likely be a component of exascale systems going forward. There is quite a bit of software work to be done, which will decide where these live and how they interface with the file system. Meanwhile, as the next generation of Lustre is being stapled together with this in mind by Grider and many others, we await news about which vendors are pushing burst buffers forward–and what the ultimate efficiency story will be.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Scalable Informatics Ceases Operations

March 23, 2017

On the same day we reported on the uncertain future for HPC compiler company PathScale, we are sad to learn that another HPC vendor, Scalable Informatics, is closing its doors. Read more…

By Tiffany Trader

‘Strategies in Biomedical Data Science’ Advances IT-Research Synergies

March 23, 2017

“Strategies in Biomedical Data Science: Driving Force for Innovation” by Jay A. Etchings is both an introductory text and a field guide for anyone working with biomedical data. Read more…

By Tiffany Trader

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

Google Launches New Machine Learning Journal

March 22, 2017

On Monday, Google announced plans to launch a new peer review journal and “ecosystem” Read more…

By John Russell

HPE Extreme Performance Solutions

HFT Firms Turn to Co-Location to Gain Competitive Advantage

High-frequency trading (HFT) is a high-speed, high-stakes world where every millisecond matters. Finding ways to execute trades faster than the competition translates directly to greater revenue for firms, brokerages, and exchanges. Read more…

Swiss Researchers Peer Inside Chips with Improved X-Ray Imaging

March 22, 2017

Peering inside semiconductor chips using x-ray imaging isn’t new, but the technique hasn’t been especially good or easy to accomplish. Read more…

By John Russell

LANL Simulation Shows Massive Black Holes Break ‘Speed Limit’

March 21, 2017

A new computer simulation based on codes developed at Los Alamos National Laboratory (LANL) is shedding light on how supermassive black holes could have formed in the early universe contrary to most prior models which impose a limit on how fast these massive ‘objects’ can form. Read more…

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Intel Ships Drives Based on 3D XPoint Non-volatile Memory

March 20, 2017

Intel Corp. has begun shipping new storage drives based on its 3D XPoint non-volatile memory technology as it targets data-driven workloads. Intel’s new Optane solid-state drives, designated P4800X, seek to combine the attributes of memory and storage in the same device. Read more…

By George Leopold

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

New Japanese Supercomputing Project Targets Exascale

March 14, 2017

Another Japanese supercomputing project was revealed this week, this one from emerging supercomputer maker, ExaScaler Inc., and Keio University. The partners are working on an original supercomputer design with exascale aspirations. Read more…

By Tiffany Trader

Nvidia Debuts HGX-1 for Cloud; Announces Fujitsu AI Deal

March 9, 2017

On Monday Nvidia announced a major deal with Fujitsu to help build an AI supercomputer for RIKEN using 24 DGX-1 servers. Read more…

By John Russell

HPC4Mfg Advances State-of-the-Art for American Manufacturing

March 9, 2017

Last Friday (March 3, 2017), the High Performance Computing for Manufacturing (HPC4Mfg) program held an industry engagement day workshop in San Diego, bringing together members of the US manufacturing community, national laboratories and universities to discuss the role of high-performance computing as an innovation engine for American manufacturing. Read more…

By Tiffany Trader

For IBM/OpenPOWER: Success in 2017 = (Volume) Sales

January 11, 2017

To a large degree IBM and the OpenPOWER Foundation have done what they said they would – assembling a substantial and growing ecosystem and bringing Power-based products to market, all in about three years. Read more…

By John Russell

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a new board design for NVLink-equipped Pascal P100 GPUs that will create another entrant to the space currently occupied by Nvidia's DGX-1 system, IBM's "Minsky" platform and the Supermicro SuperServer (1028GQ-TXR). Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which will be Japan’s “fastest AI supercomputer,” Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular offerings such as Caffe, Theano, and Torch. Read more…

By John Russell

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling was pretty much the exclusive realm of the Cray-2 and IBM mainframe class products. That’s changing. We are now seeing an emergence of x86 class server products with exotic plumbing technology ranging from Direct-to-Chip to servers and storage completely immersed in a dielectric fluid. Read more…

By Steve Campbell

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. Read more…

By John Russell

BioTeam’s Berman Charts 2017 HPC Trends in Life Sciences

January 4, 2017

Twenty years ago high performance computing was nearly absent from life sciences. Today it’s used throughout life sciences and biomedical research. Genomics and the data deluge from modern lab instruments are the main drivers, but so is the longer-term desire to perform predictive simulation in support of Precision Medicine (PM). There’s even a specialized life sciences supercomputer, ‘Anton’ from D.E. Shaw Research, and the Pittsburgh Supercomputing Center is standing up its second Anton 2 and actively soliciting project proposals. There’s a lot going on. Read more…

By John Russell

Leading Solution Providers

HPC Startup Advances Auto-Parallelization’s Promise

January 23, 2017

The shift from single core to multicore hardware has made finding parallelism in codes more important than ever, but that hasn’t made the task of parallel programming any easier. Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu’s Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural network training and now they are sharing their implementation with the larger deep learning community. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

IDG to Be Bought by Chinese Investors; IDC to Spin Out HPC Group

January 19, 2017

US-based publishing and investment firm International Data Group, Inc. (IDG) will be acquired by a pair of Chinese investors, China Oceanwide Holdings Group Co., Ltd. Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

Intel and Trump Announce $7B for Fab 42 Targeting 7nm

February 8, 2017

In what may be an attempt by President Trump to reset his turbulent relationship with the high tech industry, he and Intel CEO Brian Krzanich today announced plans to invest more than $7 billion to complete Fab 42. Read more…

By John Russell

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This