Intel True Scale Fabric – Made for HPC

May 26, 2014

Unlike today’s solid but somewhat stodgy basic enterprise computing, HPC tends to engender an enthusiasm and a fascination with the underlying technology that is unique to its practitioners.

But there is a downside. An overemphasis on advanced feeds and speeds and the joys of parallelism can distract us from what is really key – what HPC can do for its users.

For example, take the development of InfiniBand and its direct descendant, Intel’s True Scale Fabric, an advanced interconnect based on the InfiniBand architecture.

The original InfiniBand design was created to speed up channel interconnects between processors and I/O devices for the data center marketplace. The design was to support very good I/O performance, especially in moving large blocks of data around the data center.

Fascinating technology. But when it came time to move InfiniBand into a new venue – the world of HPC – there were some problems with InfiniBand’s design due to its focus on the data center marketplace.

Joe Yaworski, Director of Marketing for Intel’s High performance Fabric Operations, points out that the InfiniBand architecture needed a big makeover to function in an HPC environment.

In particular, InfiniBand was poorly equipped to handle’s HPC’s primary protocol – the Message Passing Interface (MPI). MPI requires the movement of large numbers of very small messages to achieve its performance and scalability. Through a sequence of fortuitous acquisitions, including acquiring QLogic’s InfiniBand business several years ago, Intel was able to develop an optimized interface for MPI that supplanted InfiniBand’s Verbs and connection-based design and opened the door for an optimized high-speed interconnect solution for HPC.   Evidence of this success was recently shared in an audio podcast.

Enter True Scale Fabric

“True Scale Fabric was designed from the ground up for HPC,” comments Yaworski.

He says that the technology offers improved HPC performance at a competitive price point, especially for systems where outstanding performance across large node counts is a requirement.

True Scale Fabric includes a comprehensive line up of adapters for various server form factors, a full line of edge or top of rack fabric switches that start as little as 18 ports and go as high as 864 ports, and all the requisite management software.

The True Scale Fabric architecture provides:

  • Improved connectionless design – Designed around an implementation that minimizes state information on the adapter, this implementation provides low end-to-end latency, even at scale.
  • Increased MPI message rate support – Through an optimized interface library layer called PSM (Performance Scaled Messaging), which is designed to optimize the performance and scalability of MPI based applications.

How About the Users

That’s just a quick glimpse of some of the technology involved. But what about that all-important question – how does True Scale Fabric benefit Intel’s HPC customers?

Because the True Scale Fabric is a highly scalable interconnect design, it helps harness the power of every processor core to deliver high message rates for parallel workloads. An excellent example is the Department of Energy that has implemented the Intel fabric at its Tri-Labs – Los Alamos, Lawrence Livermore, and Sandia National Labs.

“By installing the True Scale Fabric, the three labs were able to scale their applications even more than they anticipated,” Yaworski reports. “These installations have been so successful that the labs have continued to order servers based on Intel processors and the True Scale Fabric.”

Other government agencies are taking full advantage of the technology to build the HPC infrastructure required to handle projects such as modeling nuclear weapons effects, designing advanced weapon’s systems, and simulating security threats.

In addition to government labs, a number of industry verticals are using the technology as well. In the energy field, many of the world’s largest oil exploration companies are using the Intel fabric to speed up their HPC infrastructure in order to improve their complex analyses of exploration and recovery.

In the world of academia, scientists and researchers are using the technology to solve complex problems that range from exploring the multi-physics associated with creating green products, to how climate change will impact coastal cities.

In the life sciences, the technology is being used to speed up the analysis of the massive big data involved in such fields as molecular modeling and genomics.

Manufacturing companies are increasingly relying on HPC-based modeling and simulation to design their products and improve their competiveness and profitability. True Scale Fabric helps the HPC clusters and supercomputers employed by automotive, aerospace, electronics and other manufacturing industry verticals achieve the performance necessary to create new products and bring them to market faster.

Yaworski was particularly taken with Saudi Aramco’s use of the True Scale Fabric technology. He reports that at the Intel booth at last year’s International Supercomputer Conference, Saudi Aramco demonstrated the power of high performance computing paired with advanced visualization. They deconstructed the detailed image of an Audi R-5 into its component parts and put it all back together again. “It was a terrific demonstration and really showcased what can be done with True Scale,” he says.

Moving Toward Exascale

Like the HPC industry in general and Intel’s product lines in particular, the True Scale Fabric technology is constantly evolving. In addition to meeting today’s HPC needs, out there on the horizon is exascale, the computational Holy Grail that Intel has pledged to support.

“Among the technologies needed to realize exascale class systems is CPU fabric integration,” Yaworksi states. “We need the power, performance, density, and reliability to support say, 150,000 to 200,000 servers with tens of millions of cores. Today’s HPC fabric technology is terrific, but we need to reexamine the requirements that will take us to exascale.

“Because interconnect is a key technology, we will continue to pioneer next generation fabrics,” he concludes. “And we’ll be supporting a new generation of users who will be accomplishing things with tomorrow’s HPC systems that we can’t even begin to imagine.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National L Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blue Ribbon and Harley Davidson motorcycles the agenda addresse Read more…

By Merle Giles

NSF Awards $10M to Extend Chameleon Cloud Testbed Project

September 19, 2017

The National Science Foundation has awarded a second phase, $10 million grant to the Chameleon cloud computing testbed project led by University of Chicago with partners at the Texas Advanced Computing Center (TACC), Ren Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

NERSC Simulations Shed Light on Fusion Reaction Turbulence

September 19, 2017

Understanding fusion reactions in detail – particularly plasma turbulence – is critical to the effort to bring fusion power to reality. Recent work including roughly 70 million hours of compute time at the National E Read more…

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is s Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakt Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

Cubes, Culture, and a New Challenge: Trish Damkroger Talks about Life at Intel—and Why HPC Matters More Than Ever

September 13, 2017

Trish Damkroger wasn’t looking to change jobs when she attended SC15 in Austin, Texas. Capping a 15-year career within Department of Energy (DOE) laboratories, she was acting Associate Director for Computation at Lawrence Livermore National Laboratory (LLNL). Her mission was to equip the lab’s scientists and research partners with resources that would advance their cutting-edge work... Read more…

By Jan Rowell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

MIT-IBM Watson AI Lab Targets Algorithms, AI Physics

September 7, 2017

Investment continues to flow into artificial intelligence research, especially in key areas such as AI algorithms that promise to move the technology from speci Read more…

By George Leopold

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Leading Solution Providers

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This