Intel True Scale Fabric – Made for HPC

May 26, 2014

Unlike today’s solid but somewhat stodgy basic enterprise computing, HPC tends to engender an enthusiasm and a fascination with the underlying technology that is unique to its practitioners.

But there is a downside. An overemphasis on advanced feeds and speeds and the joys of parallelism can distract us from what is really key – what HPC can do for its users.

For example, take the development of InfiniBand and its direct descendant, Intel’s True Scale Fabric, an advanced interconnect based on the InfiniBand architecture.

The original InfiniBand design was created to speed up channel interconnects between processors and I/O devices for the data center marketplace. The design was to support very good I/O performance, especially in moving large blocks of data around the data center.

Fascinating technology. But when it came time to move InfiniBand into a new venue – the world of HPC – there were some problems with InfiniBand’s design due to its focus on the data center marketplace.

Joe Yaworski, Director of Marketing for Intel’s High performance Fabric Operations, points out that the InfiniBand architecture needed a big makeover to function in an HPC environment.

In particular, InfiniBand was poorly equipped to handle’s HPC’s primary protocol – the Message Passing Interface (MPI). MPI requires the movement of large numbers of very small messages to achieve its performance and scalability. Through a sequence of fortuitous acquisitions, including acquiring QLogic’s InfiniBand business several years ago, Intel was able to develop an optimized interface for MPI that supplanted InfiniBand’s Verbs and connection-based design and opened the door for an optimized high-speed interconnect solution for HPC.   Evidence of this success was recently shared in an audio podcast.

Enter True Scale Fabric

“True Scale Fabric was designed from the ground up for HPC,” comments Yaworski.

He says that the technology offers improved HPC performance at a competitive price point, especially for systems where outstanding performance across large node counts is a requirement.

True Scale Fabric includes a comprehensive line up of adapters for various server form factors, a full line of edge or top of rack fabric switches that start as little as 18 ports and go as high as 864 ports, and all the requisite management software.

The True Scale Fabric architecture provides:

  • Improved connectionless design – Designed around an implementation that minimizes state information on the adapter, this implementation provides low end-to-end latency, even at scale.
  • Increased MPI message rate support – Through an optimized interface library layer called PSM (Performance Scaled Messaging), which is designed to optimize the performance and scalability of MPI based applications.

How About the Users

That’s just a quick glimpse of some of the technology involved. But what about that all-important question – how does True Scale Fabric benefit Intel’s HPC customers?

Because the True Scale Fabric is a highly scalable interconnect design, it helps harness the power of every processor core to deliver high message rates for parallel workloads. An excellent example is the Department of Energy that has implemented the Intel fabric at its Tri-Labs – Los Alamos, Lawrence Livermore, and Sandia National Labs.

“By installing the True Scale Fabric, the three labs were able to scale their applications even more than they anticipated,” Yaworski reports. “These installations have been so successful that the labs have continued to order servers based on Intel processors and the True Scale Fabric.”

Other government agencies are taking full advantage of the technology to build the HPC infrastructure required to handle projects such as modeling nuclear weapons effects, designing advanced weapon’s systems, and simulating security threats.

In addition to government labs, a number of industry verticals are using the technology as well. In the energy field, many of the world’s largest oil exploration companies are using the Intel fabric to speed up their HPC infrastructure in order to improve their complex analyses of exploration and recovery.

In the world of academia, scientists and researchers are using the technology to solve complex problems that range from exploring the multi-physics associated with creating green products, to how climate change will impact coastal cities.

In the life sciences, the technology is being used to speed up the analysis of the massive big data involved in such fields as molecular modeling and genomics.

Manufacturing companies are increasingly relying on HPC-based modeling and simulation to design their products and improve their competiveness and profitability. True Scale Fabric helps the HPC clusters and supercomputers employed by automotive, aerospace, electronics and other manufacturing industry verticals achieve the performance necessary to create new products and bring them to market faster.

Yaworski was particularly taken with Saudi Aramco’s use of the True Scale Fabric technology. He reports that at the Intel booth at last year’s International Supercomputer Conference, Saudi Aramco demonstrated the power of high performance computing paired with advanced visualization. They deconstructed the detailed image of an Audi R-5 into its component parts and put it all back together again. “It was a terrific demonstration and really showcased what can be done with True Scale,” he says.

Moving Toward Exascale

Like the HPC industry in general and Intel’s product lines in particular, the True Scale Fabric technology is constantly evolving. In addition to meeting today’s HPC needs, out there on the horizon is exascale, the computational Holy Grail that Intel has pledged to support.

“Among the technologies needed to realize exascale class systems is CPU fabric integration,” Yaworksi states. “We need the power, performance, density, and reliability to support say, 150,000 to 200,000 servers with tens of millions of cores. Today’s HPC fabric technology is terrific, but we need to reexamine the requirements that will take us to exascale.

“Because interconnect is a key technology, we will continue to pioneer next generation fabrics,” he concludes. “And we’ll be supporting a new generation of users who will be accomplishing things with tomorrow’s HPC systems that we can’t even begin to imagine.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

India Plots Three-Phase Indigenous Supercomputing Strategy

July 26, 2017

Additional details on India's plans to stand up an indigenous supercomputer came to light earlier this week. As reported in the Indian press, the Rs 4,500-crore (~$675 million) supercomputing project, approved by the Ind Read more…

By Tiffany Trader

Tuning InfiniBand Interconnects Using Congestion Control

July 26, 2017

InfiniBand is among the most common and well-known cluster interconnect technologies. However, the complexities of an InfiniBand (IB) network can frustrate the most experienced cluster administrators. Maintaining a balan Read more…

By Adam Dorsey

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

India Plots Three-Phase Indigenous Supercomputing Strategy

July 26, 2017

Additional details on India's plans to stand up an indigenous supercomputer came to light earlier this week. As reported in the Indian press, the Rs 4,500-crore Read more…

By Tiffany Trader

Tuning InfiniBand Interconnects Using Congestion Control

July 26, 2017

InfiniBand is among the most common and well-known cluster interconnect technologies. However, the complexities of an InfiniBand (IB) network can frustrate the Read more…

By Adam Dorsey

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This