Intel Gives Code Modernization Fresh Push

By Nicole Hemsoth

May 28, 2014

In the conversations leading up to exascale, one of the most frequently cited pain points is the need for massive software optimization and code modernization. But this isn’t just a relevant topic for the largest system operators at the supercomputing pinnacle.

According to Intel’s General Manager of the Technical Computing Group, Charlie Wuischpard, there are many centers, both academic and commercial, that are leaving incredible performance gains on the table because of a lack of appropriate investment in their codes, many of which aren’t taking advantage of the number of cores, vectorization, and other capabilities that sit idle in modern manycore and multicore architectures.

While the need for disruptive measures to wake application owners up to the possibilities of exploiting these capabilities isn’t news to most, there are a couple of barriers that chipmaker hopes to break with an expansion of their Intel Parallel Computing Center program, which launched in October of last year and due to demand, has been expanded with a new call for proposals. While the support and guidance, financial and otherwise, these centers receive from the company are not modest, the real problem is higher level than simply digging into aging code. As with so many other challenges in commercial and research HPC, it’s a matter of funding.

According to Bob Burroughs, Director of Intel’s Technical Computing Ecosystem Enablement, the standard for institutions and companies they work with is to show performance and ROI gains based on hardware-driven generation jumps, which by default offer greater performance. But as many are quickly becoming aware, that mode of boosting systems hits a brick wall when the compute far outpaces the code. In other words, the historical vision Intel and others have pitched has spoken directly to the hardware and infrastructure decision makers. But without direct investment in the software and application side of the house as a priority, adding more, faster cores will fall continuously flat. So the issue becomes an institutional one—both in research and commercial HPC. It’s a new flow of investment driven to internal groups that generally don’t touch much of the hardware investment decision-making.

Wuischpard and Burroughs said they were bowled over by the interest in their Parallel Computing Center Program—not simply because it showed there is definite interest from a wide community, but more important, because it shows just how little external investment there seems to be in this most critical area. The hardware ROI discussions are so often center stage at institutions with too little recognition of how the real return on any such investment is hinged directly to software refinement and modernization.

The same is true at national labs and government agencies, says Burroughs. It’s far easier for centers to push through big funding for projects that pitch the system-level value, but too often, the software optimization and modernization piece, which incidentally is the most critical component going forward, is not given the funding and effort required to fully maximize the hardware investments. What’s needed, says Burroughs, is a steady, sustained emphasis on modernizing codes to take advantage of the architectures of the future, but this isn’t something that his company alone can spearhead.

“We can’t fund it all,” he says, pointing to his hope that their centers can show real-world gains as a result of these optimizations, thus validating the case for future investments.

Wuishpard reminds that this need for optimization and modernization isn’t just an issue for the large labs and academic centers to consider in a future roadmap sense. There are 10x-100x performance gains left on the table for a large swath of users who simply hopped from generation to generation with a single-core mindset and no real incentive to make the difficult software investments required. He points to a few innovative places where current and future work is being meshed to extract performance gains now through code modernization with an eye on how the systems of the future will further maximize these investments.

One example he pointed to was the NERSC-8 system, which requires that their application developers start digging into the code to exploit the cores, threads and other capabilities of the selected Knights Landing architecture before the system is ever delivered. He referred also to other representative examples that highlight the current progress of code optimization for coming architectures via the GROMACS work at the University of Tennessee—a project that effectively rendered one of the most widely-used molecular dynamics codes across life sciences future-ready.

Burroughs and Wuishpard shared that Intel plans on highlighting specific examples on real-world codes over the course of the next year to drive home the value of their investment in software optimization. However, with a future defined by manycore and multicore architectures, even without Intel’s investment this should be a priority item for funding agencies, infrastructure decision makers and most important—the code folks themselves. Without their direct involvement, the hardware gains are minimal. We’ll share these stories over the coming about how this critical software work translates into direct gain.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be carefully woven together by people to create the computational c Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit and Sierra. The new AC922 server pairs two Power9 CPUs with f Read more…

By Tiffany Trader

PEZY President Arrested, Charged with Fraud

December 6, 2017

The head of Japanese supercomputing firm PEZY Computing was arrested Tuesday on suspicion of defrauding a government institution of 431 million yen (~$3.8 million). According to reports in the Japanese press, PEZY founde Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Unleash the Next Generation of HPC with Memory-Driven Compute

Today’s enterprises are faced with an ever-growing volume of data that contains immense value and intelligence for those who can properly collect, process, and store it. Read more…

Azure Debuts AMD EPYC Instances for Storage Optimized Workloads

December 5, 2017

AMD’s return to the data center received a boost today when Microsoft Azure announced introduction of instances based on AMD’s EPYC microprocessors. The new instances – Lv2-Series of Virtual Machine – use the EPY Read more…

By John Russell

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

SC17 Cluster Competition: Who Won and Why? Results Analyzed and Over-Analyzed

November 28, 2017

Everyone by now knows that Nanyang Technological University of Singapore (NTU) took home the highest LINPACK Award and the Overall Championship from the recently concluded SC17 Student Cluster Competition. We also already know how the teams did in the Highest LINPACK and Highest HPCG competitions, with Nanyang grabbing bragging rights for both benchmarks. Read more…

By Dan Olds

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

SC Bids Farewell to Denver, Heads to Dallas for 30th Anniversary

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visit Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Leading Solution Providers

SC17 Booth Video Tours Playlist

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Share This