First Details Emerge from Cray on Trinity Supercomputer

By Nicole Hemsoth

July 10, 2014

Note – 7:32 p.m. Eastern: We have full details from Los Alamos about the system in a detailed update article.

Cray has been granted one of the largest awards in its history for the long-awaited “Trinity” supercomputer. This morning the company announced a $174 million deal to provide the National Nuclear Security Administration (NNSA) with a multi-petaflop next generation Cray XC machine, complemented by an 82 petabyte capacity Cray Sonexion storage system. The goal of the new super is set to contend with the agency’s nuclear stockpiles, simulating everything from continued maintenance, degradation, and even destruction of the vast reserves, as well as hosting a wealth of classified national security applications.

The original proposal for the system suggest a need for a machine capable of up to 30 petaflops, and it looks like this might not be unrealistic given what we know about the architectural choices and the amount Cray inked into their revenue for the year today—causing a decent uptick in their stock price and tipping them into billion-dollar valuation territory.

The system will be powered by what sounds like a relatively balanced combination of future-generation Haswells (we’re guessing between 14-18 cores) and future Knights Landing processors (60+ cores), which represents a strategy that’s driven by a clear sense of NNSA application and simulation goals. We’ll do some speculative math in the coming week or so about what this system might actually look like since nothing has been released FLOPS or otherwise, but given so many unknowns in terms of final core counts of the Haswell and Knights Landing as well as pricing, we want to take our time on those guesses. But the early look we got with the formal announcement and our conversation with Cray denotes this is going to be core-heavy, FLOPS-centric powerhouse, even if it doesn’t meet the high-end 30 petaflop target.

Following a conversation this morning with Cray’s Barry Bolding, we learned there are two major phases in the deployment leading up to the acceptance testing late next year or into the following year, which is likely determined by Intel’s delivery of the new Xeons and Knights Landing chips versus any delays on Cray’s part. What’s interesting is that it sounds like it’s a balanced system between the two core types.

Bolding says that the processor updates are a defining factor in the next generation of their XC rather than an entirely new system set driven by custom engineering of the entire system’s interconnect, cooling, or other components. He does note that in the new generation of XC machines there has been extensive work done to support the large number of new Intel cores within the software stack, and ostensibly in their Sonexion storage to support the tiered storage demands for using burst buffers in novel ways. The idea, he says, is to make machines that are ready to roll into large deployments like this and the NERSC system instead of custom engineering systems based on particular user requirements.

“It’s hard to build these reproducible products at this scale that multiple sites agree they can all use. Our philosophy is to create these massive production systems and it’s good that we don’t have to custom design each one. There’s going to be an evolution of the software stack and new features we’re not talking about today, but there will be innovations—and that’s another reason it’s a multi-phased approach.”

“Each phase is significant in size—the first will predominantly be the next-generation Haswell processors, followed by the Knight’s Landing piece in a later phase.” They’re both major parts of the installation, one isn’t much larger than the other.

Other systems that are set to come online in the next year and a half may be reliant on more novel, diverse architectures, but with a very specific, known set of users and projects, it’s clear that the NNSA had a direct sense of how the additional cores (and presumably on-package memory of Knight’s Landing) would translate directly into meaningful results.

The system choice was driven by the need to secure a mixed workload system, hence the processor choice of both Knight’s Landing and Haswell cores (compared to the NERSC “Cori” supercomputer that Cray is building which is predominantly next-generation Knight’s Landing based). “The binary compatibility in their Xeon line is a Knight’s innovation when you want to do heterogeneous types of problems across different types of processors. It’s not super-unique, but it’s interesting that they want to do this at such large scale,” said Bolding.

NERSC’s system and Trinity are both XC systems, but these are different workloads with different mandates. NERSC has a broad user base as an open science DoE system serving thousands of applications and hundreds of users. The Trinity system will be used for more targeted weapons stockpile-related workloads.” He says it shows that the XC systems can be diverse enough to support both distinct user types and beyond.

Aside from the sheer core thrust from the Intel processors, one of the more interesting elements of the upcoming machine is the storage. Bolding says they wanted a very large, powerful Lustre environment and Sonexion met those requirements. We’ll be bringing more details on the burst buffer and general storage component later today following a conversation with one of the leads on that front at Los Alamos but for now, we have some initial details from Cray.

“Tiered storage (and burst buffers are a particular tier) will be more important for customers like this in the future but there is real interest in more than just Lustre at other tiers. We are working to develop this in multiple tiers to support these needs,” said Bolding.

This is among the largest deals in Cray’s history. The company had a multi-year DARPA contract valued initially at $250 million in 2006, although the final contract was closer to the amount of the Trinity system. The Blue Waters procurement, as tangled as it might have been in 2011, was around $200 million, and at Oak Ridge, other similar deals in terms of dollar value were secured. Still, this represents one of the top contracts for Cray—and we’re just getting into swing with procurement news, which will pick up now that there is clarity around when the latest Intel processors will roll out—something that undoubtedly is driving procurement timelines across the board.

The new supercomputer will be housed at Los Alamos National Laboratory and is part of a joint effort between the New Mexico Alliance for Computing at Extreme Scale (ACES), based at LANL, and Sandia National Laboratories’ NNSA Advanced Simulation and Computing Program (ASC).

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art of “The Grand Hotel Of The West,” contrasted nicely with Read more…

By Arno Kolster

Google Cloud Makes Good on Promise to Add Nvidia P100 GPUs

September 21, 2017

Google has taken down the notice on its cloud platform website that says Nvidia Tesla P100s are “coming soon.” That's because the search giant has announced the beta launch of the high-end P100 Nvidia Tesla GPUs on t Read more…

By George Leopold

Cray Wins $48M Supercomputer Contract from KISTI

September 21, 2017

It was a good day for Cray which won a $48 million contract from the Korea Institute of Science and Technology Information (KISTI) for a 128-rack CS500 cluster supercomputer. The new system, equipped with Intel Xeon Scal Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

Adolfy Hoisie to Lead Brookhaven’s Computing for National Security Effort

September 21, 2017

Brookhaven National Laboratory announced today that Adolfy Hoisie will chair its newly formed Computing for National Security department, which is part of Brookhaven’s new Computational Science Initiative (CSI). Read more…

By John Russell

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art o Read more…

By Arno Kolster

Stanford University and UberCloud Achieve Breakthrough in Living Heart Simulations

September 21, 2017

Cardiac arrhythmia can be an undesirable and potentially lethal side effect of drugs. During this condition, the electrical activity of the heart turns chaotic, Read more…

By Wolfgang Gentzsch, UberCloud, and Francisco Sahli, Stanford University

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National Laboratory. Kothe is a 32-year veteran of DOE’s National Laboratory System. Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakthrough Science at the Exascale” at the ACM Europe Conference in Barcelona. In conjunction with her presentation, Yelick agreed to a short Q&A discussion with HPCwire. Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Leading Solution Providers

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This