First Details Emerge from Cray on Trinity Supercomputer

By Nicole Hemsoth

July 10, 2014

Note – 7:32 p.m. Eastern: We have full details from Los Alamos about the system in a detailed update article.

Cray has been granted one of the largest awards in its history for the long-awaited “Trinity” supercomputer. This morning the company announced a $174 million deal to provide the National Nuclear Security Administration (NNSA) with a multi-petaflop next generation Cray XC machine, complemented by an 82 petabyte capacity Cray Sonexion storage system. The goal of the new super is set to contend with the agency’s nuclear stockpiles, simulating everything from continued maintenance, degradation, and even destruction of the vast reserves, as well as hosting a wealth of classified national security applications.

The original proposal for the system suggest a need for a machine capable of up to 30 petaflops, and it looks like this might not be unrealistic given what we know about the architectural choices and the amount Cray inked into their revenue for the year today—causing a decent uptick in their stock price and tipping them into billion-dollar valuation territory.

The system will be powered by what sounds like a relatively balanced combination of future-generation Haswells (we’re guessing between 14-18 cores) and future Knights Landing processors (60+ cores), which represents a strategy that’s driven by a clear sense of NNSA application and simulation goals. We’ll do some speculative math in the coming week or so about what this system might actually look like since nothing has been released FLOPS or otherwise, but given so many unknowns in terms of final core counts of the Haswell and Knights Landing as well as pricing, we want to take our time on those guesses. But the early look we got with the formal announcement and our conversation with Cray denotes this is going to be core-heavy, FLOPS-centric powerhouse, even if it doesn’t meet the high-end 30 petaflop target.

Following a conversation this morning with Cray’s Barry Bolding, we learned there are two major phases in the deployment leading up to the acceptance testing late next year or into the following year, which is likely determined by Intel’s delivery of the new Xeons and Knights Landing chips versus any delays on Cray’s part. What’s interesting is that it sounds like it’s a balanced system between the two core types.

Bolding says that the processor updates are a defining factor in the next generation of their XC rather than an entirely new system set driven by custom engineering of the entire system’s interconnect, cooling, or other components. He does note that in the new generation of XC machines there has been extensive work done to support the large number of new Intel cores within the software stack, and ostensibly in their Sonexion storage to support the tiered storage demands for using burst buffers in novel ways. The idea, he says, is to make machines that are ready to roll into large deployments like this and the NERSC system instead of custom engineering systems based on particular user requirements.

“It’s hard to build these reproducible products at this scale that multiple sites agree they can all use. Our philosophy is to create these massive production systems and it’s good that we don’t have to custom design each one. There’s going to be an evolution of the software stack and new features we’re not talking about today, but there will be innovations—and that’s another reason it’s a multi-phased approach.”

“Each phase is significant in size—the first will predominantly be the next-generation Haswell processors, followed by the Knight’s Landing piece in a later phase.” They’re both major parts of the installation, one isn’t much larger than the other.

Other systems that are set to come online in the next year and a half may be reliant on more novel, diverse architectures, but with a very specific, known set of users and projects, it’s clear that the NNSA had a direct sense of how the additional cores (and presumably on-package memory of Knight’s Landing) would translate directly into meaningful results.

The system choice was driven by the need to secure a mixed workload system, hence the processor choice of both Knight’s Landing and Haswell cores (compared to the NERSC “Cori” supercomputer that Cray is building which is predominantly next-generation Knight’s Landing based). “The binary compatibility in their Xeon line is a Knight’s innovation when you want to do heterogeneous types of problems across different types of processors. It’s not super-unique, but it’s interesting that they want to do this at such large scale,” said Bolding.

NERSC’s system and Trinity are both XC systems, but these are different workloads with different mandates. NERSC has a broad user base as an open science DoE system serving thousands of applications and hundreds of users. The Trinity system will be used for more targeted weapons stockpile-related workloads.” He says it shows that the XC systems can be diverse enough to support both distinct user types and beyond.

Aside from the sheer core thrust from the Intel processors, one of the more interesting elements of the upcoming machine is the storage. Bolding says they wanted a very large, powerful Lustre environment and Sonexion met those requirements. We’ll be bringing more details on the burst buffer and general storage component later today following a conversation with one of the leads on that front at Los Alamos but for now, we have some initial details from Cray.

“Tiered storage (and burst buffers are a particular tier) will be more important for customers like this in the future but there is real interest in more than just Lustre at other tiers. We are working to develop this in multiple tiers to support these needs,” said Bolding.

This is among the largest deals in Cray’s history. The company had a multi-year DARPA contract valued initially at $250 million in 2006, although the final contract was closer to the amount of the Trinity system. The Blue Waters procurement, as tangled as it might have been in 2011, was around $200 million, and at Oak Ridge, other similar deals in terms of dollar value were secured. Still, this represents one of the top contracts for Cray—and we’re just getting into swing with procurement news, which will pick up now that there is clarity around when the latest Intel processors will roll out—something that undoubtedly is driving procurement timelines across the board.

The new supercomputer will be housed at Los Alamos National Laboratory and is part of a joint effort between the New Mexico Alliance for Computing at Extreme Scale (ACES), based at LANL, and Sandia National Laboratories’ NNSA Advanced Simulation and Computing Program (ASC).

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This