First Details Emerge from Cray on Trinity Supercomputer

By Nicole Hemsoth

July 10, 2014

Note – 7:32 p.m. Eastern: We have full details from Los Alamos about the system in a detailed update article.

Cray has been granted one of the largest awards in its history for the long-awaited “Trinity” supercomputer. This morning the company announced a $174 million deal to provide the National Nuclear Security Administration (NNSA) with a multi-petaflop next generation Cray XC machine, complemented by an 82 petabyte capacity Cray Sonexion storage system. The goal of the new super is set to contend with the agency’s nuclear stockpiles, simulating everything from continued maintenance, degradation, and even destruction of the vast reserves, as well as hosting a wealth of classified national security applications.

The original proposal for the system suggest a need for a machine capable of up to 30 petaflops, and it looks like this might not be unrealistic given what we know about the architectural choices and the amount Cray inked into their revenue for the year today—causing a decent uptick in their stock price and tipping them into billion-dollar valuation territory.

The system will be powered by what sounds like a relatively balanced combination of future-generation Haswells (we’re guessing between 14-18 cores) and future Knights Landing processors (60+ cores), which represents a strategy that’s driven by a clear sense of NNSA application and simulation goals. We’ll do some speculative math in the coming week or so about what this system might actually look like since nothing has been released FLOPS or otherwise, but given so many unknowns in terms of final core counts of the Haswell and Knights Landing as well as pricing, we want to take our time on those guesses. But the early look we got with the formal announcement and our conversation with Cray denotes this is going to be core-heavy, FLOPS-centric powerhouse, even if it doesn’t meet the high-end 30 petaflop target.

Following a conversation this morning with Cray’s Barry Bolding, we learned there are two major phases in the deployment leading up to the acceptance testing late next year or into the following year, which is likely determined by Intel’s delivery of the new Xeons and Knights Landing chips versus any delays on Cray’s part. What’s interesting is that it sounds like it’s a balanced system between the two core types.

Bolding says that the processor updates are a defining factor in the next generation of their XC rather than an entirely new system set driven by custom engineering of the entire system’s interconnect, cooling, or other components. He does note that in the new generation of XC machines there has been extensive work done to support the large number of new Intel cores within the software stack, and ostensibly in their Sonexion storage to support the tiered storage demands for using burst buffers in novel ways. The idea, he says, is to make machines that are ready to roll into large deployments like this and the NERSC system instead of custom engineering systems based on particular user requirements.

“It’s hard to build these reproducible products at this scale that multiple sites agree they can all use. Our philosophy is to create these massive production systems and it’s good that we don’t have to custom design each one. There’s going to be an evolution of the software stack and new features we’re not talking about today, but there will be innovations—and that’s another reason it’s a multi-phased approach.”

“Each phase is significant in size—the first will predominantly be the next-generation Haswell processors, followed by the Knight’s Landing piece in a later phase.” They’re both major parts of the installation, one isn’t much larger than the other.

Other systems that are set to come online in the next year and a half may be reliant on more novel, diverse architectures, but with a very specific, known set of users and projects, it’s clear that the NNSA had a direct sense of how the additional cores (and presumably on-package memory of Knight’s Landing) would translate directly into meaningful results.

The system choice was driven by the need to secure a mixed workload system, hence the processor choice of both Knight’s Landing and Haswell cores (compared to the NERSC “Cori” supercomputer that Cray is building which is predominantly next-generation Knight’s Landing based). “The binary compatibility in their Xeon line is a Knight’s innovation when you want to do heterogeneous types of problems across different types of processors. It’s not super-unique, but it’s interesting that they want to do this at such large scale,” said Bolding.

NERSC’s system and Trinity are both XC systems, but these are different workloads with different mandates. NERSC has a broad user base as an open science DoE system serving thousands of applications and hundreds of users. The Trinity system will be used for more targeted weapons stockpile-related workloads.” He says it shows that the XC systems can be diverse enough to support both distinct user types and beyond.

Aside from the sheer core thrust from the Intel processors, one of the more interesting elements of the upcoming machine is the storage. Bolding says they wanted a very large, powerful Lustre environment and Sonexion met those requirements. We’ll be bringing more details on the burst buffer and general storage component later today following a conversation with one of the leads on that front at Los Alamos but for now, we have some initial details from Cray.

“Tiered storage (and burst buffers are a particular tier) will be more important for customers like this in the future but there is real interest in more than just Lustre at other tiers. We are working to develop this in multiple tiers to support these needs,” said Bolding.

This is among the largest deals in Cray’s history. The company had a multi-year DARPA contract valued initially at $250 million in 2006, although the final contract was closer to the amount of the Trinity system. The Blue Waters procurement, as tangled as it might have been in 2011, was around $200 million, and at Oak Ridge, other similar deals in terms of dollar value were secured. Still, this represents one of the top contracts for Cray—and we’re just getting into swing with procurement news, which will pick up now that there is clarity around when the latest Intel processors will roll out—something that undoubtedly is driving procurement timelines across the board.

The new supercomputer will be housed at Los Alamos National Laboratory and is part of a joint effort between the New Mexico Alliance for Computing at Extreme Scale (ACES), based at LANL, and Sandia National Laboratories’ NNSA Advanced Simulation and Computing Program (ASC).

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Long Flights to Cluster Fights: Meet the Asian Student Cluster Teams

November 22, 2017

Five teams from Asia traveled thousands of miles to compete at the SC17 Student Cluster Competition in Denver. Our cameras were there to meet ‘em, greet ‘em, and grill ‘em about their clusters and how they’re doi Read more…

By Dan Olds

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open question. The latest geo-region to throw its hat in the quantum co Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshop Read more…

By Andrew Jones

HPE Extreme Performance Solutions

HPE Wins “Best HPC Server” for the Apollo 6000 Gen10 System

Hewlett Packard Enterprise (HPE) was nominated for 14 HPCwire Readers’ and Editors’ Choice Awards—including “Best High Performance Computing (HPC) Server Product or Technology” and “Top Supercomputing Achievement.” The HPE Apollo 6000 Gen10 was named “Best HPC Server” of 2017. Read more…

Turnaround Complete, HPE’s Whitman Departs

November 22, 2017

Having turned around the aircraft carrier the Silicon Valley icon had become, Meg Whitman is leaving the helm of a restructured Hewlett Packard. Her successor, technologist Antonio Neri will now guide what Whitman assert Read more…

By George Leopold

Long Flights to Cluster Fights: Meet the Asian Student Cluster Teams

November 22, 2017

Five teams from Asia traveled thousands of miles to compete at the SC17 Student Cluster Competition in Denver. Our cameras were there to meet ‘em, greet ‘em Read more…

By Dan Olds

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC Read more…

By Andrew Jones

SC Bids Farewell to Denver, Heads to Dallas for 30th Anniversary

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visit Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some Read more…

By Doug Black

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

SC17 Booth Video Tours

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Share This