HPC Task Force Publishes Recommendations

By Tiffany Trader

August 27, 2014

The Secretary of Energy Advisory Board (SEAB) Task Force on Next Generation High Performance Computing (HPC), established in December by the Secretary of Energy to review the mission and national capabilities related to next generation high performance computing, has released a “final version” draft report.

The Task Force was asked to examine the problems and opportunities that will drive the need for next generation high performance computing. The report addresses what will be required to execute a successful path to deliver next generation leading edge HPC, and makes recommendations regarding if and to what degree the government should be involved in facilitating this goal, and what specific role the DOE should take in such a program.

The Task Force’s findings and recommendations were framed by three broad considerations:

1. We recognize and recommend a “new” alignment between classical and data centric computing to develop a balanced computational ecosystem.
2. We recognize the DOE historical role and expertise in the science, technology, program management and partnering, and recognize its vital role across US Government (USG), including in the National Strategic Computing Initiative (NSCI).
3. We examine and make recommendations on exascale investment but also on nurturing the health of the overall high performance computing ecosystem, which includes investment in people, and in mathematics, computer science, software engineering, basic sciences, and materials science and engineering.

In the report’s executive summary, the authors describe how today’s machines have achieved performance in the tens of petaflops range largely by following the historical path of the last several decades, i.e., “taking advantage of Moore’s law progression to smaller /and faster CMOS computing elements, augmented by the highly parallel architectures that followed the vector processing change at the pre-teraflop generation.”

The draft report also points to the evolution of a more data-centric computing paradigm brought about by sensor networks, financial systems, scientific instruments, and simulations themselves.

“The need to extract useful information from this explosion of data becomes as important as sheer computational power,” the authors assert. “This has driven a much greater focus on data centric computing, linked to integer operations, as opposed to floating point operations. Indeed, computational problems and data centric problems are coming together in areas that range from energy, to climate modeling, to healthcare.

“This shift dictates the need for a balanced ecosystem for high performance computing with an undergirding infrastructure that supports both computationally-intensive and data centric computing.


In fact, the architecture of computing hardware is evolving, and this means that the elements of the backbone technology – including memory, data movement, and bandwidth – must progress together. As we move to the era of exascale computing, multiple technologies have to be developed in a complementary way, including hardware, middleware, and applications software.”

Among the report’s key findings is the undeniable importance of investing in exascale computing. The NNSA mission and basic science applications “demonstrate real need and real deliverables from a significant performance increase in classical high performance computing at several orders of magnitude beyond the tens of petaflop performance delivered by today’s leadership machines,” the authors write.

They add that current technology is only capable of one last “current” generation machine, to wit: “Optimization of current CMOS, highly parallel processing within the remaining limits of Moore’s law and Dennard scaling likely provides one last “generation” of conventional architecture at the 1-10 exascale performance level, within acceptable power budgets. Significant, but projectable technology and engineering developments are needed to reach this performance level.”

The report recommends five steps to carrying out its proposals. The first assertion is that the “DOE, through a program jointly established and managed by the NNSA and the Office of Science, should lead the program and investment to deliver the next class of leading edge machines by the middle of the next decade. These machines should be developed through a co-design process that balances classical computational speed and data centric memory and communications architectures to deliver performance at the 1-10 exaflop level, with addressable memory in the exabyte range.”

Achieving and maintaining a healthy exascale and beyond ecosystem will necessitate a DOE investment in the range of $100-$150 million per year, according to the draft report.

The SEAB Task Force is composed of SEAB members and independent experts from academia and industry. The full report includes a thorough justification for exascale computing investment, including a discussion of the new era of supercomputing, the rise of data-centric computing, implications for industry, and the need for balanced progress.

The report’s recommendations cover three spans of time: greater petascale, exascale, and beyond exascale. Greater petascale will straddle the next five years, characterized by systems in the many tens to hundreds of petaflops and requiring up to a combination of 5-10 petabytes of addressable and buffer memory and over one hundred petabytes of storage. The DOE-funded CORAL program is operating to satisfy these requirements in a data centric architectural context, with a focus on power efficiency, reliability and productive usability. The exascale time frame covers the following five to ten years. It is characterized by systems in the hundreds of petaflops to tens of exaflops, requiring tens of petabytes of memory and possibly an exabyte of storage. Programs that support this period are still in their formative stages and funding is just beginning to come to fruition. The final and most uncertain stage is “beyond exascale.” The successors to CMOS technology and current architectures that could facilitate a post-exascale computing era may already be under development or may come from an as-yet unknown path.

The Task Force was asked to deliver its report by June 2014 and to discuss its report and its conclusion at the June 2014 SEAB meeting.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

China’s Expanding Effort to Win in Microchips

July 27, 2017

The global battle for preeminence, or at least national independence, in semiconductor technology and manufacturing continues to heat up with Europe, China, Japan, and the U.S. all vying for sway. A fascinating article ( Read more…

By John Russell

Hyperion: Storage to Lead HPC Growth in 2016-2021

July 27, 2017

Global HPC external storage revenues will grow 7.8% over the 2016-2021 timeframe according to an updated forecast released by Hyperion Research this week. HPC server sales, by comparison, will grow a modest 5.8% to $14.8 Read more…

By John Russell

Exascale FY18 Budget – The Senate Provides Their Input

July 27, 2017

In the federal budgeting world, “regular order” is a meaningful term that is fondly remembered by members of both the Congress and the Executive Branch. Regular order is the established process whereby an Administrat Read more…

By Alex R. Larzelere

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

India Plots Three-Phase Indigenous Supercomputing Strategy

July 26, 2017

Additional details on India's plans to stand up an indigenous supercomputer came to light earlier this week. As reported in the Indian press, the Rs 4,500-crore (~$675 million) supercomputing project, approved by the Ind Read more…

By Tiffany Trader

Exascale FY18 Budget – The Senate Provides Their Input

July 27, 2017

In the federal budgeting world, “regular order” is a meaningful term that is fondly remembered by members of both the Congress and the Executive Branch. Reg Read more…

By Alex R. Larzelere

India Plots Three-Phase Indigenous Supercomputing Strategy

July 26, 2017

Additional details on India's plans to stand up an indigenous supercomputer came to light earlier this week. As reported in the Indian press, the Rs 4,500-crore Read more…

By Tiffany Trader

Tuning InfiniBand Interconnects Using Congestion Control

July 26, 2017

InfiniBand is among the most common and well-known cluster interconnect technologies. However, the complexities of an InfiniBand (IB) network can frustrate the Read more…

By Adam Dorsey

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Leading Solution Providers

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This