Teaching the World About Intel Xeon Phi: An Interview with Rob Farber

October 14, 2014

Rob Farber is the founder and CEO of TechEnablement, a firm that provides education, planning, analysis and code tutorials, with an emphasis on HPC. In this interview, Rob gives his perspective on the direction of HPC technology and the urgent need for code modernization. He also discusses the newest book by James Reinders and Jim Jeffers, High Performance Parallelism Pearls, which distills the experience of sixty-nine HPC experts into twenty-eight chapters designed to teach the world about the performance capabilities of the massively-parallel Intel Xeon Phi family of products.

Here’s what Rob had to say:

Basically, when our firm looks at the world of technology through the lens of tech enablement, what we see is a tremendous demand for HPC everywhere that makes full use of today’s and tomorrow’s massively parallel computers. Technology is the key. For example, today, many HPC organizations are starting massive code optimization or modernization efforts using the Intel Xeon Phi coprocessor in order to prepare for Knights Landing, the next generation of Intel’s powerful Xeon Phi processors that will be available in the near future.

Why is this cool? Why will everyone involved with technology be interested? It’s because we are moving into the world of plug-and-play supercomputing. You buy a box, plug in power, plug into a network and “Voilá!” you have a massively parallel SMP and MPI cluster powered by Knights Landing. Think how plug and play peripherals changed the world and extrapolate its impact on HPC. In other words, “HPC Everywhere”.

We have an undeniable need for code modernization so everyone around the world can use this new technology. It’s really exciting. Reinders and Jeffers saw this market need and created a textbook that includes downloadable working code and figures as teaching aids.

High Performance Parallelism PearlsI see the book, High Performance Parallelism Pearls, as vital to helping code developers understand parallel programming with solid lessons that will result in performance gains today while preparing us for the brave new world of Knights Landing. There is a tremendous potential demand for “HPC Everywhere”, but only if people can modernize their applications to use this new massively parallel hardware. Remember that most applications were developed when four cores was a lot, and running wide vector instructions like the AVX-512 was simply not possible.

For an organization to be competitive, or for research organizations to continue advancing scientific discovery, it has become vitally important for their developers to take advantage of new technology because the demand for HPC everywhere is on the rise. For example, because of the compute power now available, rendering is becoming a cottage industry. Embree, Intel’s ray tracing package that runs well on Xeon and Intel Xeon Phi, is discussed in one of the chapters in High Performance Parallelism Pearls.

Augmented reality, which I refer to as the gold rush of the 20-Teens, needs amazing animations; this creates a huge demand for HPC everywhere by people who wish to create highly detailed, photorealistic animations for really cool augmented reality applications. Think of cottage shops filled with people developing animations and selling them – a great boon to the gaming community. Now extrapolate from rendering of characters and monsters to 3D printing of toys and component assembly to get a sense of the value multiplier.

And look at deep learning, my particular area of expertise. The teaching code in my chapter “Deep-learning and Numerical Optimization” is able to exceed a teraflop per second of sustained performance on a single Intel Xeon Phi. On the TACC Stampede supercomputer, I observed that 3,000 Intel Xeon Phi can deliver over 2.2 petaflop/s of average sustained performance. Deep learning is revamping everything from web search engines – Google, Bing, and all the rest – to autonomous vehicles ranging from people flying drones down wooded paths to self-driving cars moving over the roadways.

So, because HPC is everywhere, what we need to do is modernize these applications to make use of capabilities of Knight’s Landing. And there is no compelling reason to delay. Modernization efforts managed today on the Xeon Phi coprocessor will deliver the improved performance on Xeon-based systems as well. The performance gains will carry forward.

For example, in the new Reinders / Jeffers book, an introductory article by Gilles Civario and Michale Lysaght is a tutorial that walks you through a simple N-body code, taking you basically from “hello world” to running the code efficiently. There is another chapter by Rio Yokota and Mustafa Abdul-Jabbar, which discusses their exascale-capable, production-ready implementation of that same computation. Also in the book, production-ready code is part of the educational process – e.g. NWChem from PNNL (Pacific Northwest National Laboratory).

As I mentioned, High Performance Parallelism Pearls is a teaching book that provides code and figures that instructors can work with. In fact, there is so much information in the book that I was forced to create an overview article, “Teaching The World About Intel Xeon Phi” with links to bite-sized consumables about each chapter to help readers decide if they want the book. Even when you own the book, you can examine links in my article to find what interests you very quickly.

The material in the book is an excellent way to get a picture of how HPC is evolving, especially when it comes to code modernization being driven by new technology. Jason Sewall and Guillaume Colin de Verdière poetically say this as “a rising tide lifts all boats.”

This is part of our mission. At TechEnablement we focus on enabling people with technology, making sure to recognize the people who are doing the work – after all technology is a human endeavor. It’s great for their career, helps them get funding, and inspires students and others to move into technology. We provide detailed tutorials so those who want to become involved with technology can dig in to working code and get their hands dirty.

We also provide high level summaries for senior scientists, technologists and people in procurement – the idea is to enable the entire lifecycle of new technology, including funding. So we provide information about funding opportunities to connect the technology with the people and the people to funding. Everybody wins.

High Performance Parallelism Pearls will quickly become one of the most important teaching documents for parallel programming, and will go a long way toward making HPC everywhere a reality.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Pittsburgh Supercomputer Powers Machine Learning Analysis of Rare East Asian Stamps

September 27, 2021

Setting aside the relatively recent rise of electronic signatures, personalized stamps have been a popular form of identification for formal documents in East Asia. These identifiers – easily forged, but culturally ubi Read more…

Purdue Researchers Peer into the ‘Fog of the Machine Learning Accelerator War’

September 27, 2021

Making sense of ML performance and benchmark data is an ongoing challenge. In light of last week’s release of the most recent MLPerf (v1.1) inference results, now is perhaps a good time to review how valuable (or not) Read more…

Quantum Monte Carlo at Exascale Could Be Key to Finding New Semiconductor Materials

September 27, 2021

Researchers are urgently trying to identify possible materials to replace silicon-based semiconductors. The processing power in modern computers continues to increase even as the size of the silicon on which components a Read more…

The Case for an Edge-Driven Future for Supercomputing

September 24, 2021

“Exascale only becomes valuable when it’s creating and using data that we care about,” said Pete Beckman, co-director of the Northwestern-Argonne Institute of Science and Engineering (NAISE), at the most recent HPC Read more…

Three Universities Team for NSF-Funded ‘ACES’ Reconfigurable Supercomputer Prototype

September 23, 2021

As Moore’s law slows, HPC developers are increasingly looking for speed gains in specialized code and specialized hardware – but this specialization, in turn, can make testing and deploying code trickier than ever. Now, researchers from Texas A&M University, the University of Illinois at Urbana... Read more…

AWS Solution Channel

Introducing AWS ParallelCluster 3

Running HPC workloads, like computational fluid dynamics (CFD), molecular dynamics, or weather forecasting typically involves a lot of moving parts. You need a hundreds or thousands of compute cores, a job scheduler for keeping them fed, a shared file system that’s tuned for throughput or IOPS (or both), loads of libraries, a fast network, and a head node to make sense of all this. Read more…

Qubit Stream: Monte Carlo Advance, Infosys Joins the Fray, D-Wave Meeting Plans, and More

September 23, 2021

It seems the stream of quantum computing reports never ceases. This week – IonQ and Goldman Sachs tackle Monte Carlo on quantum hardware, Cambridge Quantum pushes chemistry calculations forward, D-Wave prepares for its Read more…

Quantum Monte Carlo at Exascale Could Be Key to Finding New Semiconductor Materials

September 27, 2021

Researchers are urgently trying to identify possible materials to replace silicon-based semiconductors. The processing power in modern computers continues to in Read more…

The Case for an Edge-Driven Future for Supercomputing

September 24, 2021

“Exascale only becomes valuable when it’s creating and using data that we care about,” said Pete Beckman, co-director of the Northwestern-Argonne Institut Read more…

Three Universities Team for NSF-Funded ‘ACES’ Reconfigurable Supercomputer Prototype

September 23, 2021

As Moore’s law slows, HPC developers are increasingly looking for speed gains in specialized code and specialized hardware – but this specialization, in turn, can make testing and deploying code trickier than ever. Now, researchers from Texas A&M University, the University of Illinois at Urbana... Read more…

Qubit Stream: Monte Carlo Advance, Infosys Joins the Fray, D-Wave Meeting Plans, and More

September 23, 2021

It seems the stream of quantum computing reports never ceases. This week – IonQ and Goldman Sachs tackle Monte Carlo on quantum hardware, Cambridge Quantum pu Read more…

Asetek Announces It Is Exiting HPC to Protect Future Profitability

September 22, 2021

Liquid cooling specialist Asetek, well-known in HPC circles for its direct-to-chip cooling technology that is inside some of the fastest supercomputers in the world, announced today that it is exiting the HPC space amid multiple supply chain issues related to the pandemic. Although pandemic supply chain... Read more…

TACC Supercomputer Delves Into Protein Interactions

September 22, 2021

Adenosine triphosphate (ATP) is a compound used to funnel energy from mitochondria to other parts of the cell, enabling energy-driven functions like muscle contractions. For ATP to flow, though, the interaction between the hexokinase-II (HKII) enzyme and the proteins found in a specific channel on the mitochondria’s outer membrane. Now, simulations conducted on supercomputers at the Texas Advanced Computing Center (TACC) have simulated... Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight. Hyperion Research analyst and noted storage expert Mark Nossokoff looks at key storage trends in the context of the evolving HPC (and AI) landscape... Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. “We’ve been scaling our neural network training compute dramatically over the last few years,” said Milan Kovac, Tesla’s director of autopilot engineering. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

Leading Solution Providers

Contributors

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it's two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space. Intel revealed its new node nomenclature, and... Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire