Teaching the World About Intel Xeon Phi: An Interview with Rob Farber

October 14, 2014

Rob Farber is the founder and CEO of TechEnablement, a firm that provides education, planning, analysis and code tutorials, with an emphasis on HPC. In this interview, Rob gives his perspective on the direction of HPC technology and the urgent need for code modernization. He also discusses the newest book by James Reinders and Jim Jeffers, High Performance Parallelism Pearls, which distills the experience of sixty-nine HPC experts into twenty-eight chapters designed to teach the world about the performance capabilities of the massively-parallel Intel Xeon Phi family of products.

Here’s what Rob had to say:

Basically, when our firm looks at the world of technology through the lens of tech enablement, what we see is a tremendous demand for HPC everywhere that makes full use of today’s and tomorrow’s massively parallel computers. Technology is the key. For example, today, many HPC organizations are starting massive code optimization or modernization efforts using the Intel Xeon Phi coprocessor in order to prepare for Knights Landing, the next generation of Intel’s powerful Xeon Phi processors that will be available in the near future.

Why is this cool? Why will everyone involved with technology be interested? It’s because we are moving into the world of plug-and-play supercomputing. You buy a box, plug in power, plug into a network and “Voilá!” you have a massively parallel SMP and MPI cluster powered by Knights Landing. Think how plug and play peripherals changed the world and extrapolate its impact on HPC. In other words, “HPC Everywhere”.

We have an undeniable need for code modernization so everyone around the world can use this new technology. It’s really exciting. Reinders and Jeffers saw this market need and created a textbook that includes downloadable working code and figures as teaching aids.

High Performance Parallelism PearlsI see the book, High Performance Parallelism Pearls, as vital to helping code developers understand parallel programming with solid lessons that will result in performance gains today while preparing us for the brave new world of Knights Landing. There is a tremendous potential demand for “HPC Everywhere”, but only if people can modernize their applications to use this new massively parallel hardware. Remember that most applications were developed when four cores was a lot, and running wide vector instructions like the AVX-512 was simply not possible.

For an organization to be competitive, or for research organizations to continue advancing scientific discovery, it has become vitally important for their developers to take advantage of new technology because the demand for HPC everywhere is on the rise. For example, because of the compute power now available, rendering is becoming a cottage industry. Embree, Intel’s ray tracing package that runs well on Xeon and Intel Xeon Phi, is discussed in one of the chapters in High Performance Parallelism Pearls.

Augmented reality, which I refer to as the gold rush of the 20-Teens, needs amazing animations; this creates a huge demand for HPC everywhere by people who wish to create highly detailed, photorealistic animations for really cool augmented reality applications. Think of cottage shops filled with people developing animations and selling them – a great boon to the gaming community. Now extrapolate from rendering of characters and monsters to 3D printing of toys and component assembly to get a sense of the value multiplier.

And look at deep learning, my particular area of expertise. The teaching code in my chapter “Deep-learning and Numerical Optimization” is able to exceed a teraflop per second of sustained performance on a single Intel Xeon Phi. On the TACC Stampede supercomputer, I observed that 3,000 Intel Xeon Phi can deliver over 2.2 petaflop/s of average sustained performance. Deep learning is revamping everything from web search engines – Google, Bing, and all the rest – to autonomous vehicles ranging from people flying drones down wooded paths to self-driving cars moving over the roadways.

So, because HPC is everywhere, what we need to do is modernize these applications to make use of capabilities of Knight’s Landing. And there is no compelling reason to delay. Modernization efforts managed today on the Xeon Phi coprocessor will deliver the improved performance on Xeon-based systems as well. The performance gains will carry forward.

For example, in the new Reinders / Jeffers book, an introductory article by Gilles Civario and Michale Lysaght is a tutorial that walks you through a simple N-body code, taking you basically from “hello world” to running the code efficiently. There is another chapter by Rio Yokota and Mustafa Abdul-Jabbar, which discusses their exascale-capable, production-ready implementation of that same computation. Also in the book, production-ready code is part of the educational process – e.g. NWChem from PNNL (Pacific Northwest National Laboratory).

As I mentioned, High Performance Parallelism Pearls is a teaching book that provides code and figures that instructors can work with. In fact, there is so much information in the book that I was forced to create an overview article, “Teaching The World About Intel Xeon Phi” with links to bite-sized consumables about each chapter to help readers decide if they want the book. Even when you own the book, you can examine links in my article to find what interests you very quickly.

The material in the book is an excellent way to get a picture of how HPC is evolving, especially when it comes to code modernization being driven by new technology. Jason Sewall and Guillaume Colin de Verdière poetically say this as “a rising tide lifts all boats.”

This is part of our mission. At TechEnablement we focus on enabling people with technology, making sure to recognize the people who are doing the work – after all technology is a human endeavor. It’s great for their career, helps them get funding, and inspires students and others to move into technology. We provide detailed tutorials so those who want to become involved with technology can dig in to working code and get their hands dirty.

We also provide high level summaries for senior scientists, technologists and people in procurement – the idea is to enable the entire lifecycle of new technology, including funding. So we provide information about funding opportunities to connect the technology with the people and the people to funding. Everybody wins.

High Performance Parallelism Pearls will quickly become one of the most important teaching documents for parallel programming, and will go a long way toward making HPC everywhere a reality.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

Nvidia Appoints Andy Grant as EMEA Director of Supercomputing, Higher Education, and AI

March 22, 2024

Nvidia recently appointed Andy Grant as Director, Supercomputing, Higher Education, and AI for Europe, the Middle East, and Africa (EMEA). With over 25 years of high-performance computing (HPC) experience, Grant brings a Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Houston We Have a Solution: Addressing the HPC and Tech Talent Gap

March 15, 2024

Generations of Houstonian teachers, counselors, and parents have either worked in the aerospace industry or know people who do - the prospect of entering the fi Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire