Jülich Tag Teams With IBM, Nvidia On Data Centric Computing

By Timothy Prickett Morgan

November 10, 2014

The Power Acceleration and Design Center that has just been launched at the Jülich Supercomputing Center in Munich, Germany, is not just about focusing the system research and software development around IBM’s Power processors and Nvidia’s Tesla GPU accelerators. More importantly, the center is hanging out a shingle and letting organizations in Europe know where to go to get help to solve their peskiest “data centric” application problems.

The center will draw on an existing partnership between Jülich and Nvidia, which was established in 2012, and the long-standing relationship between IBM and the German supercomputing center that saw Jülich deploy multiple generations of Big Blue’s BlueGene massively parallel Power-based systems. Since 2011, IBM and Jülich have been collaborating on future exascale system designs, and Dave Turek, vice president of technical computing and OpenPower at IBM, tells HPCwire that the new center will formalize and enhance the three-way collaboration that the parties have already been engaged in.

“We have a plan, of which this is really just the first step, in getting a variety of skills brought to bear to focus on new code development and accelerating existing codes to take advantage of the architectures that IBM is facilitating with our OpenPower partnership with Nvidia and, over the course of time, with others as well,” explains Turek. Jülich, he says, is at the forefront of research in physics and materials science and does a lot of work in life sciences as well, and the work to accelerate its workloads will have a bearing on similar applications at major supercomputer centers around the globe.

“This is meant to carve up the application domain and really put some muscle behind it to get the kind of acceleration we are hoping to see out of the new architectures,” Turek adds. This is not a once shot deal, and is meant to be a long-term relationship between the three parties.”

Jülich and Nvidia have been working together to build accelerator programming skills at the supercomputing center. IBM’s Research and Development Lab in Böblingen, Germany, will bring its expertise on the Power8 architecture and systems design in general to bear on the collaboration effort, and IBM Research Zurich in Switzerland will add its software expertise to the mix. Turek says that the Zurich center will eventually become a focal point for other Power acceleration and design centers that Big Blue hopes to establish in Europe. IBM’s plan calls for the establishment of similar centers in North America and Asia, and the idea is to put them near existing IBM Research facilities to make collaboration easier. But, in this modern Internet age, physical proximity is not an absolute necessity for good collaboration. As the effort evolves, Turek expects for other members of the OpenPower Foundation community will participate, coupling other kinds of accelerators and storage to Power Systems to reduce latency or increase bandwidth or both.

One of the key future technologies for the collaboration between Nvidia and IBM is the NVLink interconnect, which Nvidia revealed at the GPU Technology Conference back in March. NVLink is a point-to-point interconnect that is a superset of the PCI-Express protocol that allows for multiple lanes to be ganged up to hook multiple GPU accelerators to each other or to link GPUs to CPUs that have NVLink ports added to them. The bandwidth between devices linked by NVLink can be increased by somewhere between a factor of 5X and 12X, according to Nvidia, which plans to have NVLink ready for the “Pascal” family of GPUs sometime around early 2016. The Pascal GPUs will also have unified memory addressing between GPUs and CPUs, which will make programming hybrid machines quite a bit easier. (This unified memory feature was originally expected in the “Maxwell” family of GPUs, but has been pushed out to Pascal chips. This is a very difficult thing to do, and IBM would be the first one to admit it.)

IBM has its own means of tightly coupling accelerators to its Power8 processors, called the Coherent Accelerator Processor Interface (CAPI), which is an overlay on top of the PCI-Express 3.0 bus on the Power8 chip that eliminates a lot of the driver overhead for PCI devices and also allows them to directly link into the memory (main and cache) of the Power8 processor complex. This is something that IBM Research called a “hollow core” as CAPI was being designed and prototyped.

IBM is intent on using both CAPI and NVLink in future Power-based systems, so don’t think of it as an either-or scenario. CAPI is already being used to link FPGA accelerators and flash storage to the Power8 processing complex, and it seems likely that with Mellanox Technologies being a founding member of the OpenPower Foundation, we will see a tightly coupled network interface card that reduces latencies even further than the Remote Direct Memory Access (RDMA) protocol does with InfiniBand.

“The way to think about it is that we are taking a direct attack on latency through CAPI and making a direct attack on bandwidth through NVLink,” explains Turek. “All of these things are really meant to deal with data movement issues, which are part of our data centric systems designs.” The goal with the data centric designs IBM is working on is to eliminate data movement as much as possible and to enable processing on data whether it is at rest in storage or in flight in the network. This is an idea IBM has been playing with for several years, and it will be interesting to see what system architectures it delivers embodying this approach. “Data movement is never going away, but having a dramatically improved highway into the chip, either through NVLink or CAPI, as a vehicle for those circumstances when data movement is required. And of course it brings along coherence, which makes programming a lot easier over the course of time.”

As for the Power8 platforms, IBM is shipping the CAPI interface and the firmware that unlocks it now, and customers who want to pair Power8 processors over plain vanilla PCI-Express 3.0 ports with Tesla GPU coprocessors from Nvidia can also do so. Turek added that he expected that first Nvidia GPUs exploiting CAPI could come to market before the end of 2015 and that the earliest parts from IBM and Nvidia that exploit NVLink could come out around that same time.

“So it is not dramatically that far off into the future, and certainly from the perspective of the design center we are setting up in Germany, which is of course informed on all of these matters, their work will be split across doing real-time enablements and optimizations on conventionally attached GPUs while in the background setting out the planning and other things to get us ready for the availability of these other pathways.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

TACC Supercomputer Delves Into Protein Interactions

September 22, 2021

Adenosine triphosphate (ATP) is a compound used to funnel energy from mitochondria to other parts of the cell, enabling energy-driven functions like muscle contractions. For ATP to flow, though, the interaction between t Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-apples) datacenter and edge categories. Perhaps more interesti Read more…

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight. Hyperion Research analyst and noted storage expert Mark No Read more…

GigaIO Gets $14.7M in Series B Funding to Expand Its Composable Fabric Technology to Customers

September 16, 2021

Just before the COVID-19 pandemic began in March 2020, GigaIO introduced its Universal Composable Fabric technology, which allows enterprises to bring together any HPC and AI resources and integrate them with networking, Read more…

What’s New in HPC Research: Solar Power, ExaWorks, Optane & More

September 16, 2021

In this regular feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

AWS Solution Channel

Supporting Climate Model Simulations to Accelerate Climate Science

The Amazon Sustainability Data Initiative (ASDI), AWS is donating cloud resources, technical support, and access to scalable infrastructure and fast networking providing high performance computing (HPC) solutions to support simulations of near-term climate using the National Center for Atmospheric Research (NCAR) Community Earth System Model Version 2 (CESM2) and its Whole Atmosphere Community Climate Model (WACCM). Read more…

Cerebras Brings Its Wafer-Scale Engine AI System to the Cloud

September 16, 2021

Five months ago, when Cerebras Systems debuted its second-generation wafer-scale silicon system (CS-2), co-founder and CEO Andrew Feldman hinted of the company’s coming cloud plans, and now those plans have come to fruition. Today, Cerebras and Cirrascale Cloud Services are launching... Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

GigaIO Gets $14.7M in Series B Funding to Expand Its Composable Fabric Technology to Customers

September 16, 2021

Just before the COVID-19 pandemic began in March 2020, GigaIO introduced its Universal Composable Fabric technology, which allows enterprises to bring together Read more…

Cerebras Brings Its Wafer-Scale Engine AI System to the Cloud

September 16, 2021

Five months ago, when Cerebras Systems debuted its second-generation wafer-scale silicon system (CS-2), co-founder and CEO Andrew Feldman hinted of the company’s coming cloud plans, and now those plans have come to fruition. Today, Cerebras and Cirrascale Cloud Services are launching... Read more…

AI Hardware Summit: Panel on Memory Looks Forward

September 15, 2021

What will system memory look like in five years? Good question. While Monday's panel, Designing AI Super-Chips at the Speed of Memory, at the AI Hardware Summit, tackled several topics, the panelists also took a brief glimpse into the future. Unlike compute, storage and networking, which... Read more…

ECMWF Opens Bologna Datacenter in Preparation for Atos Supercomputer

September 14, 2021

In January 2020, the European Centre for Medium-Range Weather Forecasts (ECMWF) – a juggernaut in the weather forecasting scene – signed a four-year, $89-million contract with European tech firm Atos to quintuple its supercomputing capacity. With the deal approaching the two-year mark, ECMWF... Read more…

Quantum Computer Market Headed to $830M in 2024

September 13, 2021

What is one to make of the quantum computing market? Energized (lots of funding) but still chaotic and advancing in unpredictable ways (e.g. competing qubit tec Read more…

Amazon, NCAR, SilverLining Team for Unprecedented Cloud Climate Simulations

September 10, 2021

Earth’s climate is, to put it mildly, not in a good place. In the wake of a damning report from the Intergovernmental Panel on Climate Change (IPCC), scientis Read more…

After Roadblocks and Renewals, EuroHPC Targets a Bigger, Quantum Future

September 9, 2021

The EuroHPC Joint Undertaking (JU) was formalized in 2018, beginning a new era of European supercomputing that began to bear fruit this year with the launch of several of the first EuroHPC systems. The undertaking, however, has not been without its speed bumps, and the Union faces an uphill... Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Berkeley Lab Debuts Perlmutter, World’s Fastest AI Supercomputer

May 27, 2021

A ribbon-cutting ceremony held virtually at Berkeley Lab's National Energy Research Scientific Computing Center (NERSC) today marked the official launch of Perlmutter – aka NERSC-9 – the GPU-accelerated supercomputer built by HPE in partnership with Nvidia and AMD. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. “We’ve been scaling our neural network training compute dramatically over the last few years,” said Milan Kovac, Tesla’s director of autopilot engineering. Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

Leading Solution Providers

Contributors

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it's two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space. Intel revealed its new node nomenclature, and... Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire