Something for Everyone at GPU Technology Conference

By Tiffany Trader

March 23, 2015

Once relegated to the category of specialized gaming hardware, today’s graphics processors are solving some of the world’s toughest computing problems. During GTC15 last week in San Jose, the full breadth and depth of session topics provided even more evidence of how far graphics processors have come from their gaming roots.

And while this year deep learning and self-driving cars were front and center (literally, the entrance hall was brimming with automotive eye candy), with nearly 500 sessions to choose from, there were still plenty of interesting and relevant sessions targeting the big compute side of GPUs – not to mention the impromptu hallway moments.

If you missed the show this year or if you weren’t able to make it to every session on your agenda, fear not because NVIDIA has once again posted all of the keynotes and a majority of the sessions online.

To get you started, we’ve compiled our top twelve picks for the HPC set. Included in the list are standouts from the very first OpenPOWER summit, which shared the convention space with GTC. If there’s an event you enjoyed that you don’t see, drop me an email (tiffany@hpcwire.com) or mention it in the comments section.

#1 — The Keynotes

http://www.ustream.tv/recorded/60025825

In GTC’s opening keynote address, NVIDIA CEO and co-founder Jen-Hsun Huang discusses the latest breakthroughs in visual computing, including the company’s inroads into deep learning. On hand to discuss the future of autonomous vehicles was special guest, 21st century visionary Elon Musk.

And if you’re following the burgeoning deep learning space, check out the other two keynotes here and here, featuring Jeff Dean, Senior Fellow with Google’s Knowledge Group, and Andrew Ng, Chief Scientist at Baidu.

#2

Heterogeneous HPC, Architectural Optimization, and NVLink
Steve Oberlin, CTO, Accelerated Computing, NVIDIA

http://on-demand.gputechconf.com/gtc/2015/video/S5649.html

In this talk, Oberlin explores heterogeneous node design and architecture and describes the role of NVLink, NVIDIA’s scalable node integration channel set to debut with the Pascal GPU in 2016. The technology is a key piece of the DOE CORAL Summit and Sierra supercomputer systems.

#3

E4-ARKA: ARM64+GPU+IB is Now Here
Piero Altoè, Project Manager, E4 Computer Engineering

http://on-demand.gputechconf.com/gtc/2015/video/S5422.html

E4 Computer Engineering Project Manager Piero Altoè presents on ARKA, said to be the first server solution based on ARM 64 bit SoC dedicated to HPC. The compute node is boosted by discrete GPU NVIDIA K20 cards, and features both 10GbE and FDR InfiniBand fabrics. The hardware configuration of the compute node is described in detail to demonstrate the unique capabilities of the ARM+GPU+IB combination. Benchmarks are also discussed with particular attention paid to molecular dynamics software.

#4

A CUDA Implementation of the High Performance Conjugate Gradient (HPCG) Benchmark
Everett Phillips, HPC Software Engineer, NVIDIA

http://on-demand.gputechconf.com/gtc/2015/video/S5185.html

NVIDIA’s Everett Phillips describes a CUDA implementation of the HPCG benchmark, including key optimization strategies and performance results on a wide range of GPU systems: from the smallest CUDA capable platform to the largest GPU supercomputers. Comparing it with the long-standing LINPACK benchmark, Phillips points out that HPCG is more representative of common computation patterns found in modern applications, which rather than being solely compute-intensive are more memory-heavy and require more network communication.

#5

GPU Errors on HPC Systems: Characterization, Quantification and Implications for Architects and Operations
James Rogers, Director of Operations, Oak Ridge Leadership Computing Facility (OLCF), Oak Ridge National Laboratory (ORNL)

http://on-demand.gputechconf.com/gtc/2015/video/S5566.html

The fastest US supercomputer, Titan, installed at Oak Ridge National Laboratory, has more than 18,000 GPUs that are used for a broad range of scientific workloads. In this talk, Rogers points out that while the performance efficiency of GPUs is well understood, their resilience characteristics in a large-scale computing system have not been fully evaluated. He goes on to describe a study, drawn from 300,000,000 Titan node hours, that was undertaken to boost understanding of GPU errors on large-scale heterogenous machines. The work has implications for future GPU architects and HPC centers that use graphics processors.

#6

Attacking HIV with Petascale Molecular Dynamics Simulations on Titan and Blue Waters
James Phillips, Senior Research Programmer, University of Illinois at Urbana-Champaign

http://on-demand.gputechconf.com/gtc/2015/video/S5149.html

Starting with a description of the HIV infectious cycle, University of Illinois’ James Phillips discusses how the highly parallel molecular dynamics code NAMD is being used to perform petascale biomolecular simulations on the GPU-accelerated Cray XK7 Blue Waters and ORNL Titan machines.

#7

Power 8 Microprocessor
Satish Kumar Sadasivam, Senior Performance Engineer and Master Inventor, IBM STG

http://on-demand.gputechconf.com/gtc/2015/video/S5701.html

The first OpenPOWER Summit took place this year in tandem with GTC15. In addition to the main keynotes on Wednesday,  sessions spanned many topics, including this standing-room-only talk about IBM’s first OpenPOWER processor, POWER8. Starting with an overview of the microarchitecture, IBM’s Satish Kumar Sadasivam looks at performance monitoring features in POWER8 and other factors important to optimizing application performance, as well as the POWER8 pipeline.

#8

OpenACC for Fortran Programmers
Michael Wolfe, Compiler Engineer, NVIDIA

http://on-demand.gputechconf.com/gtc/2015/video/S5388.html

Michael Wolfe, who will be familiar to HPCwire readers for his popular “Compilers and More” column, describes how to program NVIDIA GPUs using Fortran with OpenACC directives. The first half of the talk covers the basic material necessary to start using GPUs for Fortran programs and then gets into more advanced material, with hints and tips for Fortran programmers with larger applications that they want to accelerate with a GPU.

#9

Achieving Near-Native GPU Performance in the Cloud
John Paul Walters, Project Leader, University of Southern California, Information Sciences Institute (ISI)

http://on-demand.gputechconf.com/gtc/2015/video/S5323.html

If you’re wondering about the current state of HPC in the cloud, this session is not to be missed. John Paul Walters, technical lead for ISI’s HPC OpenStack initiative and the PI of ISI’s NVIDIA CUDA Research Center, begins with the question of whether it is possible to provide HPC class performance in the GPU-equipped cloud. Approaches described include PCI passthrough, SR-IOV and GPUDirect in tandem with multi-node GPUs with results showing near-native performance.

#10

Porting Apps to Titan: Results from the Inaugural GPU Hackathon

Fernanda Foertter, HPC User Assistance Specialist, Oak Ridge National Laboratory
Seth Johnson, R&D Staff, Monte Carlo Methods, Oak Ridge National Laboratory

http://on-demand.gputechconf.com/gtc/2015/video/S5515.html

The results of the inaugural GPU Hackathon held at the Oak Ridge Leadership Computing Facility are showcased in this 50 minute session, along with lessons learned. The event hosted six teams paired with mentors over a week where applications were ported to GPUs using OpenACC directives. According to ORNL’s Fernanda Foertter, the experience was so successful, three more GPU-porting hackathons are underway.

#11

Using Docker in High Performance Computing in OpenPOWER Environment
Sam Sanjabi, Advisory Software Engineer, IBM Systems & Technology Lab (Canada)

http://on-demand.gputechconf.com/gtc/2015/video/S5680.html

Popular container technology Docker has been widely used in cloud, but increasingly we are hearing about its potential for high-performance computing. Are there benefits of Docker in HPC? There are according to IBM’s Sam Sanjabi. During an OpenPOWER session at GTC15, Sanjabi talks about an integration that was done between IBM’s Platform LSF job scheduler and Docker on the OpenPOWER platform. He gives a short overview of both of these technologies and then describes the results of combining them.

#12

GPU vs Xeon Phi: Performance of Bandwidth Bound Applications with a Lattice QCD Case Study
Mathias Wagner, Postdoc, Indiana University

http://on-demand.gputechconf.com/gtc/2015/video/S5447.html

A very popular session delivered by theoretical physicist Mathias Wagner addresses the performance benefits of accelerators, which continue to make inroads in HPC. More specifically, Wagner sheds light on whether GPUs or Phi coprocessors make the most sense for bandwidth bound applications. He compares their performance using a Lattice QCD application as a case study and describes what it takes to achieve great performance on both architectures.

Didn’t see your favorite session listed? For the full agenda, go to https://registration.gputechconf.com/form/session-listing and play with the keyword search to find what you are looking for. More information on the first OpenPOWER summit is available here.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This