ISC 2015 Keynoter Thomas Sterling on Memory in HPC

By Nages Sieslack, Public Relations Manager at ISC Events

April 15, 2015

The Wednesday keynote at this year’s ISC High Performance conference by HPC veteran Dr. Thomas Sterling promises to be an enlightening and lively presentation of the HPC year in review. And if previous years are a guide, Dr. Sterling will deliver it with the unique humor and style that has become his trademark.

The late Hans Meuer created this concept of a “continuing series” to complement the other focused talks at this conference, where the international HPC community comes together to contemplate the breadth of progress and the latest trends in this rapidly advancing field. Dr. Sterling has served as medium for this topic for more than a decade now.

Dr. Sterling will be also be chairing a session titled Memory Technologies & Systems for HPC, which will take place the day before his keynote presentation. We got in touch with him recently so he could give us some background on this highly topical subject.

ISC: Could you explain why the memory subsystem has become such a bottleneck in applications performance?

The memory has certainly been a significant bottleneck, which has motivated substantial investment in cache hierarchies and coherency hardware. The separation of processor logic from main memory, in terms of both bandwidth and latency of data access channels, has been a fundamental limitation to program efficiency. In the last decade, this “von Neumann bottleneck” has been aggravated due to multi/many-core processors that have imposed increase demands on the processor/memory interface. These demands have increased exponentially to the present day, with only slow improvements to the socket pins and memory channel bandwidths. Worse has been the inclusion of GPU accelerators that has severely complicated information flow at the memory interface. The use of fast scratch pad memories, NVRAM, and burst buffers, among other innovations, will further impose new architecture and programming advances.

Should codes be written differently to help deal with the memory wall problem or should developers leave such efforts up to the compiler?

The memory wall is a fundamental constraint imposed by the architecture both in terms of latency and bandwidth. To the extent that data reuse can be enhanced through reorganization of data access patterns, the effects of this barrier can be mitigated. Depending on the nesting of loops and the striding of data, the use of compilation techniques, perhaps assisted by auto-tuning, may be able to make better utilization of caches and memory channels. However, the programmer is better informed as to the overall possibilities and should structure the code accordingly.

Performance portability is jeopardized by variations in cache architecture across distinct platforms. Also irregular and time-varying data structures, such as dynamic graphs, make it difficult for either the compiler or the programmer to successfully manage memory traffic due to inadequate foreknowledge of the data access demands. In these cases, advanced runtime systems may deliver new optimization strategies using dynamic adaptive coordination.

The growth of “big data” analytics has greatly expanded the demand for in-memory computing. Is in-memory computing a viable alternative to the distributed memory model HPC has lived with for so long?

Big data analytics emphasizes the importance of support for treating the full system memory as a single resource even though it is physically partitioned and distributed. The notion of in-memory computing is a revival of prior art, although across larger scale problems than ever before. It can greatly improve overall system efficiencies and scalability, especially when supported by advanced hardware mechanisms in the communication network control and the memory system. The HPC vendor community is exploring a number of ideas in this area and we can anticipate significant innovations through the rest of this decade.

3D memory is poised to debut in supercomputers very soon. What do you think are the long-term prospects for this technology in HPC?

Stacking of memory dies is crucial to extending the viability of Moore’s Law by significantly increasing the memory capacity significantly on the motherboard. Of importance is the ability of through silicon vias to deliver substantial bandwidth to drive the combined memory banks while minimizing the latency and latency variability across the memory system.

But 3D packaging will extend beyond the limitations of pure memory chips to include CMOS logic devices, like many-core chips and communication networking dies, possibly with optical interconnects. The challenge of such structures is cooling, with the possibility of micro-channel water-cooling or other fluid through the stack.

Are there other promising memory technologies on the horizon that you think might make a difference for HPC?

There are other emerging memory technologies; perhaps the most significant and immediate are the various forms of NVRAMs which deliver higher density and lower cost than conventional DRAMS. These benefit from economy of scale through mass production for a wide array of mobile computing applications, such as digital cameras and phones. How NVRAMs may be used in the HPC memory hierarchy is still a subject of exploration, with challenges of disparate read and write times combined with capability degradation over time, which will complicate its ultimate manifestation. But the cost benefits it affords will drive this technology to some form of major integration and use.

Scratch pad memories, either SRAM or high speed DRAM, will be employed to augment, if not fully replace, automatic caches. It is ironic that caches, which were first devised to simplify memory hierarchy use, like virtual memory, is sometimes an impediment to both performance and productivity. Scratch pad memories permits explicit control of data allocation where usage models are known and scratch pads can be exploited. Hardly a new idea, early Cray computers employed similar techniques. What is interesting is to what degree compiler advances can facilitate this technology opportunity.

Mass storage may be improved through integration of both processor and memory technologies at the disk sites to process streaming information on the fly, for example, for compression and decompression), and disk drive caching, for example, of meta-data. This is particularly applicable to big data analytics as previously discussed.

I am betting that the biggest advance in future memory systems is going to be the reincarnation of a two-decades-old concept known as PIM or processor in memory. It was first explored around 1992 by Peter Kogge of IBM, Ken Lobst of IDA, Jeff Draper of USC ISI, and Bill Dally, then of MIT, with each working on significantly different forms. PIM integrates logic and primitive controllers onto the same semiconductor dies, with the mainstream memory fabric dramatically increasing bandwidth and reducing effective latencies since all the action can be kept on the chip. While special cases, usually related to the SIMD execution model, have been explored through experimental parts, there has never been a successful generalized component with wide applicability and performance advantage. Since this technology also promises better energy efficiency and given that Moore’s Law is asymptoting – I know: it’s not a word) – this may prove to be the era of opportunity for this innovation. There are many issues to be addressed prior to commercial viability, but exciting work is already being undertaken behind the scenes.

Find out more about Dr. Sterling’s Wednesday keynote here.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire