Fixating on Exascale Performance Only Is a Bad Idea

By John Russell

June 15, 2015

Few in the computing industry dispute that achieving ‘exascale’ performance is worthy on its own merits. But fixating only on the magic milestone (10^18 FLOPS) misses an important point – HPC as currently practiced, even at the exascale level, won’t solve the grand challenges in science and society contends Dr. Sadasivan Shankar, Harvard University visiting lecturer and long-time prominent Intel materials scientist.

“I would argue that exascale is more than just exascale. It’s a new way of thinking. I would even argue that [when] petascale came along a lot of us who were using large scale computing didn’t see the benefits. If we are planning to solve some of the large scale grand problems in science and society today, the premise I am putting forth is we should do it a little differently,” Dr. Shankar told the audience at the recent HPC User Forum.

The new evolving paradigm, at least in materials science, is In Silico Inverse Design, proposed Dr. Shankar in his presentation – Exascale for Grand Challenge Problems in Sciences and Engineering. He presented his case for inverse design by examining emerging disruptive technologies in both science and society, identifying commonality in the challenges they represent (e.g. scale and combinatorial complexity), and presented a small sample of related computational challenges.

Many in the computer industry may know Dr. Shankar, who is the first Margaret and Will Hearst Visiting Lecturer in Computational Science and Engineering at Harvard School of Engineering and Applied Sciences. He was formerly an Intel scientist working in semiconductor materials, design and manufacturing.

During his tenure in the semiconductor industry Dr. Shankar worked on initiatives using computational modeling to optimize semiconductor processing and equipment for several technology generations, advanced process control using physics-based models, thermo-mechanical reliability of microprocessors, thermal modeling of 3D die stacking, and using thermodynamic principles to estimate energy efficiency of ideal computing architectures. He is a co-inventor in several patent filings covering areas in chemical reactor designs, semiconductor processes, bulk and nano materials, device structures, and algorithms (fuller bio).

The core of his argument is that in silico inverse design represents an emerging paradigm characterized by distinct computational requirements that are different and challenging as compared to direct design. Not a new concept, inverse design has gained traction in recent years. The Department of Energy’s Center for Inverse Design offers the following description:

“…To address a crucial scientific grand challenge…rather than using the conventional direct approach (Given the structure, find the electronic properties), we are using a “materials by inverse design” approach (Given the desired property, find the structure).

“The target properties of interest include general semiconductor optical and electrical properties; the desired materials functionalities include electron- and hole-conductive transparent conductors, solar absorbers, and nanostructures for energy sustainability. Our predictions of materials are examined iteratively by various synthetic approaches, including high-throughput parallel materials science.”

Dr. Shankar’s succinct definition is “the ability to use predictive capabilities, to design a material, which when synthesized in the manufacturing line will exhibit targeted properties.” He is quick to add, because of the approach “It’s not always guaranteed there is, in fact, a solution.”

Screen Shot 2015-06-14 at 6.02.55 PMA nuanced theory perhaps best heard directly from Dr. Shankar (link to a video of his presentation is at the end of the article); it is nonetheless possible to outline some of the central ideas he presented. Number one, science and technology have advanced to the point, he contends, that the direct design approach no longer works as well. Number two, the disruptive challenges facing both science and society share important technology commonalities best addressed by inverse design.

He cited work (McKinsey) that identified the top technology-based disruptive forces in the worldwide economy and business as: mobile internet, automation, internet of things, advanced robotics, autonomous and non autonomous vehicles, next-gen genomics, energy storage, 3d printing, advanced materials, advanced oil and gas exploration, and renewable energy.

“Traditionally disruptions are caused by emergence of a different kind of material, different kind of process, or a different way of doing something. Those cited here are expected to completely upstage the worldwide economy by 2025,” he said.

DOE offers a list of five expected scientific disruptors: control of material processes at the level of atoms and electrons; design and perfect atom- and energy- efficient synthesis of revolutionary new forms of matter with tailored properties; emergence of remarkable properties of matter from complex correlations of the atomic or electronic constituents and optimal control of these properties; characterization and control matter of non-equilibrium systems; leverage knowledge of energy and information interactions from living beings at the nanoscale to design systems with high energy efficiencies.

“If you look at these challenges (science and business) side by side and look for commonalities you could distill them to five items: 1) design, 2) materials and devices, 3) sensing, 4) automation and 5) miniaturization, fabrication and testing,” he said, all of which are well suited to inverse design.

Leaving science aside for a moment, Dr. Shankar noted the political landscape is shifting in support of funding supercomputing generally and exascale in specific (See Obama’s 2016 Budget Boosts R&D, Exascale Funding, HPCwire. The Partnership for Advanced Computing in Europe (PRACE) is also chasing exascale. China, of course, has the fastest supercomputer on the TOP500 list.)

Amid the rush to reach exascale Dr. Shankar believes the practicality of turning a quintillion FLOPS into real-world applications is perhaps not getting enough attention. The race to exascale (and resulting technologies and architectures) should be well informed by real-world applications and requirements of inverse design methodology – nowhere more so than in material science which has such a direct effect on economies and progress.

In semiconductor materials synthesis generally there are at least six challenges said Shankar: “One is the ability to measure; the second is the ability to synthesize; the third is the intrinsic disparity in scales; the fourth is being able to compute as needed; the fifth is complexity; and sixth is the daunting combinatorics associated with trying to go from a small scale to a large scale.”

Screen Shot 2015-06-14 at 5.53.51 PMConsider the combinatorial challenge associated with semiconductor material synthesis.

“If you look at the number of elements you could use it’s about 60 to 70, basically anything that’s not toxic. If you look at how you can mix them up into alloys or compounds, there are about 100,000. Now if you take two of these materials and try to create a junction now the possibilities are in the billions,” said Dr. Shankar. This number quickly grows to trillion and beyond as the number of interfaces between structures grow.

“In my talk, I was trying to synthesize 4 complex premises [in addressing these challenges],” said Dr. Shankar:

  • Computational Design of Materials and Chemistry and why computing can play a key role
  • Sub-points for bio and systems biology also benefit
  • Eco-system is changing in favor of computing, both in terms of needs and political support
  • Disruptions in technology and fundamental sciences could be connected by computing

“Computing will be connecting the dots but not computing the way we do traditional compute,” he said. Here is a link to the full video of Dr. Shanker’s presentation.

 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

URISC@SC17 and the #LongestLastMile

January 11, 2018

A multinational delegation recently attended the Understanding Risk in Shared CyberEcosystems workshop, or URISC@SC17, in Denver, Colorado. URISC participants and presenters from 11 countries, including eight African nations, 12 U.S. states, Canada, India and Nepal, also attended SC17, the annual international conference for high performance computing, networking, storage and analysis that drew nearly 13,000 attendees. Read more…

By Elizabeth Leake, STEM-Trek Nonprofit

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

Intel, Micron to Go Their Separate 3D NAND Ways

January 10, 2018

The announcement on Monday (Jan. 8) that Intel and Micron have decided to “update” – that is, end – their long-term joint development partnership for 3D NAND technology is nearly as interesting an exercise in pub Read more…

By Doug Black

HPE Extreme Performance Solutions

The Living Heart Project Wins Three Prestigious Awards for HPC Simulation

Imagine creating a treatment plan for a patient on the other side of the world, or testing a drug without ever putting subjects at risk. Read more…

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect application performance by 10-30 percent. The patch makes any call fro Read more…

By Rosemary Francis

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

The @hpcnotes Predictions for HPC in 2018

January 4, 2018

I’m not averse to making predictions about the world of High Performance Computing (and Supercomputing, Cloud, etc.) in person at conferences, meetings, causa Read more…

By Andrew Jones

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

Independent Hyperion Research Will Chart its Own Course

December 19, 2017

Hyperion Research, formerly the HPC research and consulting practice within IDC, has become an independent company with Earl Joseph, the long-time leader of the Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Leading Solution Providers

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Nvidia, Partners Announce Several V100 Servers

September 27, 2017

Here come the Volta 100-based servers. Nvidia today announced an impressive line-up of servers from major partners – Dell EMC, Hewlett Packard Enterprise, IBM Read more…

By John Russell

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This