Four Challenges Facing Exascale Application Prep

By John Russell

June 22, 2015

Worry over readying HPC applications for exascale computing isn’t new and various efforts are underway. Whether they are sufficient is a matter of debate. A major stumbling block, of course, is no one knows precisely what exascale architecture will look like. A recent paper (June 9) on from IBM Research and several European academic researchers proposes an approach for tackling the problem.

The paper, Challenges and Recommendations for Preparing HPC Applications for Exascale[i], identifies four key challenges and outlines how a conceptual framework might be used to ready HPC applications for eventual porting to exascale machines.

Pointedly, the authors note petaflop computing arrived in 2008 and still only a few applications are able to fully exploit petaflops capability. Currently, the total performance of all the Top500 computers is about 0.3 exaFLOPS.

“We suggest that porting of HPC applications should be made by successive, stepwise improvements based on the currently available assumptions and data about Exascale systems,” they write. “This approach should support application improvement each time new information about future Exascale systems becomes available, including the time when the application is actually deployed and runs on a concrete Exascale system.”

“A high-level application representation that captures key functional and non-functional properties in conjunction with the abstract machine model will enable programmers and tools to reason about and perform application improvements, and will serve as input to runtime systems to handle performance and energy optimizations and self-aware fault management.”

The authors are, in order of listing: Erika Abraham (RWTH Aachen University); Costas Bekas (IBM Research, Zurich); Ivona Brandic (Vienna University of Technology); Samir Genaim (Complutense University of Madrid); Einar Broch Johnson (University of Oslo, Department of Informatics); Ivan Kondovk (Karlsruhe Institute of Technology); Sabri Pllana (Linnaeus University, Department of Computer Science); and Achim Streitk (Karlsruhe Institute of Technology).

They write that a tunable abstract machine model that encapsulates current assumptions about exascale machines would enable a priori application improvement before the concrete execution platform is known as well as posteriori tuning.

The authors identify four challenges such a framework would need to address:

  • Formal modeling.
  • Static analysis and optimization.
  • Runtime analysis and optimization.
  • Autonomic computing.

A schematic of their framework is shown here.

Screen Shot 2015-06-20 at 4.33.53 PM

The brief paper is best read in full, but a review of their approach to solving one of the challenges provides insight into their approach. Challenge number one, formal modeling, is a basic requirement. They ask and then answer, what should such a model do and how might it be approached:

“We believe that relevant information in this context is not what the code aims to achieve (the result of the computation) but its corresponding resource footprints, that is, how computational tasks communicate and synchronize, the amount of resources (such as memory and computing time) these tasks require, and how they access and move data.”

“In order to adapt the HPC code to a particular architecture we need to capture such resource footprints of software modules at different levels of granularity (e.g., program statements, blocks in procedure bodies and whole procedures), and be able to compare different task compositions. Consequently, the modeling language must feature massively parallel operators over such task-level resource footprints [5]. A similar notion of resource footprints and composition can be used to express the properties of the architecture in a machine model to capture the resources that the architecture can make available to the code.

“Working with resource footprints can be supported by an abstract behavioral specification language [6], in which models describe both tasks and deployments. These models can be used to predict the non-functional behavior of code before it is deployed, and to compare deployments using formal methods.”

Use of a Domain Specific Exascale Language (DSEL) is also an important enabler; it would allow programmers “to express non-functional aspects (like required time to solution, resilience or energy efficiency) of the execution of scalable parallel HPC codes.”

The authors acknowledge and briefly touch on related work including for example the EXA2GREEN project, Autotune[ii], the DEEP project, and CRESTA project. In their conclusion, they say:

“Exascale promise faces a series of obstacles, with the most difficult being energy, scalability, reliability and programmability. Our proposal is to develop a holistic, unifying and mathematically founded framework to systematically attack the roots of these problems. That is, instead of attacking these problems separately, we propose a holistic approach to study them as a multi-parametric problem which will allow us to deeply understand their interplay and thus make the right decisions to navigate in this complex landscape.”

The paper is a succinct and worthwhile read. With exascale expected in the 2020 timeframe the effort to get HPC applications ready for port now is a critical component.


[ii] R. Miceli, G. Civario, A. Sikora, E. Ce ́sar, M. Gerndt, H. Haitof, C. Navarrete, S. Benkner, M. Sandrieser, L. Morin, and F. Bodin, “Autotune: A plugin-driven approach to the automatic tuning of parallel applications,” in Applied Parallel and Scientific Computing, ser. Lecture Notes in Computer Science. Springer, 2013, vol. 7782, pp. 328–342.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Long Flights to Cluster Fights: Meet the Asian Student Cluster Teams

November 22, 2017

Five teams from Asia traveled thousands of miles to compete at the SC17 Student Cluster Competition in Denver. Our cameras were there to meet ‘em, greet ‘em, and grill ‘em about their clusters and how they’re doi Read more…

By Dan Olds

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open question. The latest geo-region to throw its hat in the quantum co Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshop Read more…

By Andrew Jones

HPE Extreme Performance Solutions

HPE Wins “Best HPC Server” for the Apollo 6000 Gen10 System

Hewlett Packard Enterprise (HPE) was nominated for 14 HPCwire Readers’ and Editors’ Choice Awards—including “Best High Performance Computing (HPC) Server Product or Technology” and “Top Supercomputing Achievement.” The HPE Apollo 6000 Gen10 was named “Best HPC Server” of 2017. Read more…

Turnaround Complete, HPE’s Whitman Departs

November 22, 2017

Having turned around the aircraft carrier the Silicon Valley icon had become, Meg Whitman is leaving the helm of a restructured Hewlett Packard. Her successor, technologist Antonio Neri will now guide what Whitman assert Read more…

By George Leopold

Long Flights to Cluster Fights: Meet the Asian Student Cluster Teams

November 22, 2017

Five teams from Asia traveled thousands of miles to compete at the SC17 Student Cluster Competition in Denver. Our cameras were there to meet ‘em, greet ‘em Read more…

By Dan Olds

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC Read more…

By Andrew Jones

SC Bids Farewell to Denver, Heads to Dallas for 30th Anniversary

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visit Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some Read more…

By Doug Black

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

SC17 Booth Video Tours

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Share This