Moving Down the Path Toward Code Modernization

By James Reinders, Director and Chief Evangelist, Intel

August 19, 2015

“Code modernization” is a hot topic. While it is widely understood that applications need to evolve with hardware, there is lot of attention to evaluating how to do that well. Savvy customers ask about both portability and performance portability. Because the time and expertise to do the work is scarce and the willingness to do the work multiple times is even scarcer, there is a strong desire to invest in changes with enduring value and broad applicability.

I’d like to relate some thoughts on what is needed, and how Intel has been joining in efforts to help tackle these challenges.

The Next-Generation Intel Xeon Phi Processor, code named Knights Landing, and the Intel Omni-Path Architecture, Intel’s next generation fabric, are scheduled to ship by the end of this year. The result will be a major boost in the capabilities of systems both large and small. However, the advent of such capabilities will further expose that software applications are generally not yet well tuned for such highly parallel platforms. The needed “modernization” to be scalable is an on-going process.

Our approach with Intel Xeon Phi products has one big advantage: efforts spent to modernize code, with better parallelization, are clearly an investment in the future. This is because such code modernization work generally improves performance on any processor, and the need for such modernization is not temporary. The question is really one of “do it now” or “do it later.”

I’ve had the good fortune to help edit two volumes of examples proving this benefit: High Performance Parallelism Pearls Volume One and Volume Two. Time and time again, software developers who reported on their code modernization work showed that they can modernize codes to utilize parallelism in a way that is not locked to any particular processor architecture. This is the sort of investment in code modernization that is simply an investment in the future, with no proprietary languages or tools required.

If someone asks if your application is ready for Knights Landing, the answer is really a question about your readiness for parallel computations more generally – scaling (including attention to locality of reference), vectorization, and fabric scaling. In other words, have you done code modernization?

Key sticking points on the path to modernized code include:

  • Thread scaling – the ability to scale as you increase the number of cores
  • Vectorization scaling – ensuring the profitable use of vectorization for data parallelism
  • Fabric scaling – essential for cluster applications

Katie Antypas, Department Head at the National Energy Research Scientific Computing Center (NERSC) points out the introduction of architectures like Knights Landing is fueling the impetus for code modernization: “Our users want to focus on their science research and would certainly prefer not to have to modernize their codes for new architectures. The problem is, processor clock speeds have stalled and the only way to increase application performance, and not break power budgets, is to add parallelism and improve data locality. NERSC and other HPC centers spend millions of dollars to power and cool systems. We won’t be able to afford to run more powerful computers without some change in technology that reduces the power output.

“An architecture like Knights Landing which has 72, relatively slow cores, with 4 hardware threads each and 512 bit vector units – all forms of parallelism, along high-bandwidth on-package memory – is a step towards a more energy-efficient supercomputer. But to take advantage of the parallelism and deeper memory hierarchies that Knights Landing provides, applications must be changed.”

Code that remains scalar will use only a small percentage of the capabilities of modern hardware.

One critical bottleneck is that developers with the knowledge and experience to exploit highly parallel capabilities are scarce. And lack of such skills is not the whole challenge; there are other factors at play. Developers are often not the code owner, and many legacy applications may have been worked on by several generations of programmers. It’s not surprising developers are sometimes reluctant to touch the code in the ways necessary to change algorithms to take advantage of all the parallelism opportunities in today’s hardware.

There are a number of initiatives underway to deal with the problem of reaching for maximum performance on current and future HPC systems. For example, Intel recently formed (7/13/15) the Intel Modern Code Developer Community to help with resources, education and community forming and sharing. The Community reaches out to a large community of HPC-focused developers and partners. It brings tools, training, knowledge and support to developers worldwide and offers access to a network of elite developers experienced in parallelism.

The initiative leverages an online community portal that offers training and technical resources, and remote access to hardware. A network of experts around the world work to help educate developers in code modernization techniques such as vectorization, memory and data layout, multithreading, and multimode programming.

Advancing scientific research in key areas such as cancer research, physics, and climate modeling, demands ever-increasing computing resources. To meet this demand, modern systems will continue to grow in scale, and applications must evolve to fully exploit the performance of these systems. While today’s HPC developers may be aware of code modernization needs, many are not yet taking full advantage of the environment and hardware capabilities available to them. The Intel Modern Code Developer Community initiative is a multi-year effort with training tools and support to help address this need.

An effort closely related to the Modern Code Developer Community effort—and whose success was part of the impetus to launch the Modern Code program—is the Intel Parallel Computing Center (IPCC) program.

To date, nearly fifty IPCCs have been established at universities, institutions and labs around the world. One of the latest members is the COSMOS supercomputer facility at the University of Cambridge where researchers under the leadership of Professor Stephen Hawking are analyzing the cosmic microwave sky and simulating the very early Universe. Great examples of their code modernization work is detailed in Chapter 10 of High Performance Parallelism Pearls Volume Two where they explain code changes in nine small steps to modernize their code with stunning results. This code modernization greatly expanded the science they can do as they analyze data from the Planck satellite. (I recently shared my amazement at how casually they mentioned the proof of Gravitational Lensing – not exactly new news, I know!)

IPCC’s charter is to drive the modernization of technical computing community codes. It collaborates with and funds its members to develop curriculum that trains students, scientists and researchers on parallel programming techniques and how to modernize community codes to run on current industry standard parallel architecture. The Centers are focused on modernizing technical computing code that will accelerate discovery in the fields of energy, finance, manufacturing, life sciences, visualization, and beyond.

One IPCC member is Lawrence Berkeley National Laboratories, home of NERSC, which is becoming the poster child for code modernization at the big government labs.

Explains Antypas, “Training in code modernization is a crucial initiative in our support of the DOE Office of Science High Performance Computing applications. We have an incredibly diverse workload and support users who research areas such as astrophysics, chemistry, genomics, climate, fusion research and more. All told we are supporting about 800 projects and 6000 users.”

Providing one-on-one support for this huge user base is obviously impossible. But all these users have to be prepared to work with NERSC’s new Cori Phase-2 supercomputer, which is scheduled to go online in mid-2016. Cori Phase-2 will be a Cray system based on the second generation of Intel Xeon Phi product family, the Knights Landing Many Integrated Core (MIC) Architecture. The system will have over 9300 Knights Landing compute nodes and a sustained performance at least ten times that of the NERSC-6 “Hopper” system.

The NERSC strategy is to partner with about 20 different application teams who represent up to about two thirds of the workload at NERSC. The Center’s code modernization team will pass on lessons learned from working with the core 20 teams to the rest of the NERSC users who will be running applications on Cori.

“Because the hardware has not yet been released, we are really forging a new path,” Antypas says. “We will be receiving some early white boxes from Intel and will work closely with Intel engineers and architects to find out how to best use the incredible power provided by the Cori system. This includes code modernization.

“All of our code at NERSC is already parallel, but today we are using an Intel Ivy Bridge system with 24 cores per node and one or two hyperthreads,” she continues. “The Knights Landing architecture will have up to 72 cores with four hardware threads each. So even if our users are used to dealing with code that works well on existing x86 architecture, they will need training to take advantage of the massive parallelism and on-package memory provided by Knights Landing.”

In an ideal world, you would find an individual who could not only handle parallel code, but also understand the algorithms under development, the computer architecture, the scientific domain, and the ins and outs of application performance. But it’s not an ideal world – hence the reason for the NERSC team approach, application scientists, working with NERSC staff and augmented by working closely with Intel and Cray experts who understand the Knight Landing microarchitecture and the performance tools very deeply.

As Antypas points out, not only will Cori and the modernization of existing and forthcoming code usher in a new era of technical computing, but existing applications will benefit as well. “What we are finding is that as people begin changing their codes to run well on the new architectures, there is a bonus. When we back port the applications and run them on traditional architecture like Ivy Bridge, we see the codes improve by a factor of about two or so,” She says.

NERSC – and every other laboratory, university, and enterprise that relies on high performance computing – is just beginning to move down the complex path of code modernization. By adopting a collaborative approach, such as that being pioneered by NERSC, the journey should be a lot smoother.

Code Modernization – an investment in the future

We are not talking about proprietary modification of codes; we are talking about refinements to applications, and the algorithms in those applications, for highly scalable computational capabilities. Such investments can apply to a very wide variety of current and future machines, with less dependence on any one vendor. I encourage you to join our community to help discuss the future, engage our community, and learn in the process. Take a look at great examples of code modernization in High Performance Parallelism Pearls Volume One and Volume Two, and come join our “Modern Code” Developer Community online.

Author Bio:

James Reinders, Director, Chief Evangelist, Intel Software, is involved in multiple engineering, research and educational efforts to increase use of parallel programming throughout the industry. He joined Intel Corporation in 1989 and his contributions have included working on the world’s first TeraFLOP/s supercomputer (ASCI Red) and the world’s first TeraFLOP/s microprocessor (Intel Xeon Phi coprocessor). James been an author on numerous technical books, including Intel Threading Building Blocks (O’Reilly Media, 2007), Structured Parallel Programming (Morgan Kaufmann, 2012), Intel Xeon Phi Coprocessor High Performance Programming (Morgan Kaufmann, 2013), Multithreading for Visual Effects (A K Peters/CRC Press, 2014), and High Performance Parallelism Pearls (Morgan Kaufmann, 2015).

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Supercomputers Streamline Prediction of Dangerous Arrhythmia

June 2, 2020

Heart arrhythmia can prove deadly, contributing to the hundreds of thousands of deaths from cardiac arrest in the U.S. every year. Unfortunately, many of those arrhythmia are induced as side effects from various medicati Read more…

By Staff report

Indiana University to Deploy Jetstream 2 Cloud with AMD, Nvidia Technology

June 2, 2020

Indiana University has been awarded a $10 million NSF grant to build ‘Jetstream 2,’ a cloud computing system that will provide 8 aggregate petaflops of computing capability in support of data analysis and AI workload Read more…

By Tiffany Trader

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been instrumental to AMD’s datacenter market resurgence. Nanomet Read more…

By Doug Black

Supercomputer-Powered Protein Simulations Approach Lab Accuracy

June 1, 2020

Protein simulations have dominated the supercomputing conversation of late as supercomputers around the world race to simulate the viral proteins of COVID-19 as accurately as possible and simulate potential bindings in t Read more…

By Oliver Peckham

HPC Career Notes: June 2020 Edition

June 1, 2020

In this monthly feature, we'll keep you up-to-date on the latest career developments for individuals in the high-performance computing community. Whether it's a promotion, new company hire, or even an accolade, we've got Read more…

By Mariana Iriarte

AWS Solution Channel

Computational Fluid Dynamics on AWS

Over the past 30 years Computational Fluid Dynamics (CFD) has grown to become a key part of many engineering design processes. From aircraft design to modelling the blood flow in our bodies, the ability to understand the behaviour of fluids has enabled countless innovations and improved the time to market for many products. Read more…

Supercomputer Modeling Shows How COVID-19 Spreads Through Populations

May 30, 2020

As many states begin to loosen the lockdowns and stay-at-home orders that have forced most Americans inside for the past two months, researchers are poring over the data, looking for signs of the dreaded second peak of t Read more…

By Oliver Peckham

Indiana University to Deploy Jetstream 2 Cloud with AMD, Nvidia Technology

June 2, 2020

Indiana University has been awarded a $10 million NSF grant to build ‘Jetstream 2,’ a cloud computing system that will provide 8 aggregate petaflops of comp Read more…

By Tiffany Trader

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

By Doug Black

COVID-19 HPC Consortium Expands to Europe, Reports on Research Projects

May 28, 2020

The COVID-19 HPC Consortium, a public-private effort delivering free access to HPC processing for scientists pursuing coronavirus research – some utilizing AI Read more…

By Doug Black

$100B Plan Submitted for Massive Remake and Expansion of NSF

May 27, 2020

Legislation to reshape, expand - and rename - the National Science Foundation has been submitted in both the U.S. House and Senate. The proposal, which seems to Read more…

By John Russell

IBM Boosts Deep Learning Accuracy on Memristive Chips

May 27, 2020

IBM researchers have taken another step towards making in-memory computing based on phase change (PCM) memory devices a reality. Papers in Nature and Frontiers Read more…

By John Russell

Hats Over Hearts: Remembering Rich Brueckner

May 26, 2020

HPCwire and all of the Tabor Communications family are saddened by last week’s passing of Rich Brueckner. He was the ever-optimistic man in the Red Hat presiding over the InsideHPC media portfolio for the past decade and a constant presence at HPC’s most important events. Read more…

Nvidia Q1 Earnings Top Expectations, Datacenter Revenue Breaks $1B

May 22, 2020

Nvidia’s seemingly endless roll continued in the first quarter with the company announcing blockbuster earnings that exceeded Wall Street expectations. Nvidia Read more…

By Doug Black

Microsoft’s Massive AI Supercomputer on Azure: 285k CPU Cores, 10k GPUs

May 20, 2020

Microsoft has unveiled a supercomputing monster – among the world’s five most powerful, according to the company – aimed at what is known in scientific an Read more…

By Doug Black

Supercomputer Modeling Tests How COVID-19 Spreads in Grocery Stores

April 8, 2020

In the COVID-19 era, many people are treating simple activities like getting gas or groceries with caution as they try to heed social distancing mandates and protect their own health. Still, significant uncertainty surrounds the relative risk of different activities, and conflicting information is prevalent. A team of Finnish researchers set out to address some of these uncertainties by... Read more…

By Oliver Peckham

[email protected] Turns Its Massive Crowdsourced Computer Network Against COVID-19

March 16, 2020

For gamers, fighting against a global crisis is usually pure fantasy – but now, it’s looking more like a reality. As supercomputers around the world spin up Read more…

By Oliver Peckham

[email protected] Rallies a Legion of Computers Against the Coronavirus

March 24, 2020

Last week, we highlighted [email protected], a massive, crowdsourced computer network that has turned its resources against the coronavirus pandemic sweeping the globe – but [email protected] isn’t the only game in town. The internet is buzzing with crowdsourced computing... Read more…

By Oliver Peckham

Global Supercomputing Is Mobilizing Against COVID-19

March 12, 2020

Tech has been taking some heavy losses from the coronavirus pandemic. Global supply chains have been disrupted, virtually every major tech conference taking place over the next few months has been canceled... Read more…

By Oliver Peckham

Supercomputer Simulations Reveal the Fate of the Neanderthals

May 25, 2020

For hundreds of thousands of years, neanderthals roamed the planet, eventually (almost 50,000 years ago) giving way to homo sapiens, which quickly became the do Read more…

By Oliver Peckham

DoE Expands on Role of COVID-19 Supercomputing Consortium

March 25, 2020

After announcing the launch of the COVID-19 High Performance Computing Consortium on Sunday, the Department of Energy yesterday provided more details on its sco Read more…

By John Russell

Steve Scott Lays Out HPE-Cray Blended Product Roadmap

March 11, 2020

Last week, the day before the El Capitan processor disclosures were made at HPE's new headquarters in San Jose, Steve Scott (CTO for HPC & AI at HPE, and former Cray CTO) was on-hand at the Rice Oil & Gas HPC conference in Houston. He was there to discuss the HPE-Cray transition and blended roadmap, as well as his favorite topic, Cray's eighth-gen networking technology, Slingshot. Read more…

By Tiffany Trader

Honeywell’s Big Bet on Trapped Ion Quantum Computing

April 7, 2020

Honeywell doesn’t spring to mind when thinking of quantum computing pioneers, but a decade ago the high-tech conglomerate better known for its control systems waded deliberately into the then calmer quantum computing (QC) waters. Fast forward to March when Honeywell announced plans to introduce an ion trap-based quantum computer whose ‘performance’ would... Read more…

By John Russell

Leading Solution Providers

SC 2019 Virtual Booth Video Tour

AMD
AMD
ASROCK RACK
ASROCK RACK
AWS
AWS
CEJN
CJEN
CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
IBM
IBM
MELLANOX
MELLANOX
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
SIX NINES IT
SIX NINES IT
VERNE GLOBAL
VERNE GLOBAL
WEKAIO
WEKAIO

Contributors

Tech Conferences Are Being Canceled Due to Coronavirus

March 3, 2020

Several conferences scheduled to take place in the coming weeks, including Nvidia’s GPU Technology Conference (GTC) and the Strata Data + AI conference, have Read more…

By Alex Woodie

Exascale Watch: El Capitan Will Use AMD CPUs & GPUs to Reach 2 Exaflops

March 4, 2020

HPE and its collaborators reported today that El Capitan, the forthcoming exascale supercomputer to be sited at Lawrence Livermore National Laboratory and serve Read more…

By John Russell

‘Billion Molecules Against COVID-19’ Challenge to Launch with Massive Supercomputing Support

April 22, 2020

Around the world, supercomputing centers have spun up and opened their doors for COVID-19 research in what may be the most unified supercomputing effort in hist Read more…

By Oliver Peckham

Cray to Provide NOAA with Two AMD-Powered Supercomputers

February 24, 2020

The United States’ National Oceanic and Atmospheric Administration (NOAA) last week announced plans for a major refresh of its operational weather forecasting supercomputers, part of a 10-year, $505.2 million program, which will secure two HPE-Cray systems for NOAA’s National Weather Service to be fielded later this year and put into production in early 2022. Read more…

By Tiffany Trader

15 Slides on Programming Aurora and Exascale Systems

May 7, 2020

Sometime in 2021, Aurora, the first planned U.S. exascale system, is scheduled to be fired up at Argonne National Laboratory. Cray (now HPE) and Intel are the k Read more…

By John Russell

Summit Supercomputer is Already Making its Mark on Science

September 20, 2018

Summit, now the fastest supercomputer in the world, is quickly making its mark in science – five of the six finalists just announced for the prestigious 2018 Read more…

By John Russell

Fujitsu A64FX Supercomputer to Be Deployed at Nagoya University This Summer

February 3, 2020

Japanese tech giant Fujitsu announced today that it will supply Nagoya University Information Technology Center with the first commercial supercomputer powered Read more…

By Tiffany Trader

Australian Researchers Break All-Time Internet Speed Record

May 26, 2020

If you’ve been stuck at home for the last few months, you’ve probably become more attuned to the quality (or lack thereof) of your internet connection. Even Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This